电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

AZ100LVE310FNR2

产品描述ECL/PECL 2:8 Differential Clock Driver
文件大小143KB,共5页
制造商ETC1
下载文档 选型对比 全文预览

AZ100LVE310FNR2概述

ECL/PECL 2:8 Differential Clock Driver

文档预览

下载PDF文档
ARIZONA MICROTEK, INC.
AZ100LVE310
ECL/PECL 2:8 Differential Clock Driver
FEATURES
Operating Range of 3.0V to 5.5V
Low Skew
Guaranteed Skew Spec
Differential Design
V
BB
Output
75kΩ Internal Input Pulldown Resistors
Direct Replacement for ON Semiconductor
MC100LVE310 & MC100E310
PACKAGE AVAILABILITY
PACKAGE
PLCC 28
PLCC 28 T&R
PART NO.
AZ100LVE310FN
AZ100LVE310FNR2
MARKING
AZM100LVE310
AZM100LVE310
DESCRIPTION
The AZ100LVE310 is a low skew 2:8 fanout buffer designed with clock distribution in mind. The device
features fully differential clock paths to minimize both device and system skew. The AZ100LVE310 offers two
selectable clock inputs allowing redundant or test clocks to be incorporated into the system clock trees.
The AZ100LVE310 provides a V
BB
output for single-ended use or a DC bias reference for AC coupling to the
device. For single–ended input applications, the V
BB
reference should be connected to one side of the CLKa/CLKb
differential input pair. The input signal is then fed to the other CLKa/CLKb input. The V
BB
pin should be used only
as a bias for the AZ100LVE310 as its current sink/source capability is limited. When used, the V
BB
pin should be
bypassed to ground via a 0.01µF capacitor.
Both sides of the differential output must be terminated into 50Ω to ensure that the tight skew specification is
met, even if only one side is used. In most applications all eight differential pairs will be used and therefore
terminated. In the case where fewer than eight pairs are used, all output pairs on the same package side (sharing the
same V
CCO
) as the pairs being used should be terminated to maintain minimum skew. Failure to do this will result in
small degradations of propagation delay (on the order of 10–20ps) of the outputs being used; while not being
catastrophic to most designs this will result in an increase in skew.
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.
Q0
25
V
EE
CLK_SEL
26
Q0
24
Q1
23
V
CCO
22
Q1
21
Q2
20
Q2
19
18
Q3
27
17
Q3
CLKa
28
16
Q4
V
CC
CLKa
V
BB
1
Pinout: 28-Lead
PLCC (top view)
15
V
CCO
Q4
2
14
3
13
Q5
CLKb
4
5
CLKb
6
NC
7
Q7
8
V
CCO
9
Q7
10
Q6
11
Q6
12
Q5
1630 S. STAPLEY DR., SUITE 125
MESA, ARIZONA 85204
USA
(480) 962-5881
FAX (480) 890-2541
www.azmicrotek.com

AZ100LVE310FNR2相似产品对比

AZ100LVE310FNR2 AZ100LVE310 AZ100LVE310FN AZM100LVE310
描述 ECL/PECL 2:8 Differential Clock Driver ECL/PECL 2:8 Differential Clock Driver ECL/PECL 2:8 Differential Clock Driver ECL/PECL 2:8 Differential Clock Driver
设计家用电器电路控制板时的EMC方法
家电控制板的小体积,低成本决定了在线路中不会使用高成本的材料来解决其电磁干扰问题。家电控制板的干扰主要来自三大方面:一是控制板本身产生的干扰,二是来自负载的干扰,三是来自线路上的干 ......
探路者 消费电子
关于ARM中断处理的问题----《ARM嵌入式系统开发-软件设计与优化》第九章中疑问
各位过年好哦~ 呵呵,小弟这里有点疑惑相同大家讨论讨论~,这个问题是《ARM嵌入式系统开发-软件设计与优化》一书中的见下: 第九章-中断处理 9.3.2嵌套中断 在这一节中,描述了如何处理 ......
liloude ARM技术
求 LPCXpresso LPC1227 REVB的原理图
我在官网上实在找不到了,另外问一下那个LPC-Link的驱动怎么装呢,谢谢...
wudayongnb NXP MCU
BQ30Z55问题 改电池模式
file:///D:\我的文档\Tencent Files\1203872262\Image\C2C\NKR%(HC7C4`O(25B~T60Y2W.jpg如图,为什么改不了电池模式呢,正常是6001,现在是6081,data flash里面的参数都是对应的,请大家帮忙解 ......
李李爱 电源技术
请教,stm8a的芯片,有没有位寻址功能,求解用过大侠们
请教,stm8a的芯片,有没有位寻址功能,我看没大量资料,没有看到有关说明,求解用过大侠们~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~...
hailangties stm32/stm8
ITXG76
ITXG76...
lorant 单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 854  2469  303  108  2787  41  50  37  58  32 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved