C
APACITOR
A
RRAYS
Capacitor arrays combine separate multi-layer ceramic
capacitors of the same value in a single passive
component. The primary advantages of this device are a
reduction in PCB space and placement time. The arrays
are offered in three standard dielectrics and feature barrier
terminations and tape & reel packaging.
F
EATURES
• Multiple Caps in One Chip
• Reduces Circuit Size
• Easier Handling
• Lower Placement Cost
• Increased Throughput
A
PPLICATIONS
• Cellular / Pagers
• Handheld Equipment
• PCMCIA Cards
• Camcorders
• PC’s & Peripherals
C
APACITANCE
/ V
OLTAGE
S
ELECTION
C
HIP
S
IZE
A11 / 0405
RATED
VOLTAGE
10 VDC
16 VDC
25 VDC
16 VDC
25 VDC
50 VDC
100 VDC
330 pF
10 pF
470 pF
220 pF
NPO DIELECTRIC
min.
MAX.
10 pF
10 pF
10 pF
680 pF
680 pF
680 pF
X7R DIELECTRIC
min.
MAX.
560 pF
560 pF
560 pF
.033 µF
.015 µF
6800 pF
220 pF
.047 µF
.033 µF
.022 µF
.047 µF
.022 µF
.010 µF
4700 pF
.150 µF
.068 µF
.010 µF
.220 µF
.100 µF
.047 µF
Y5V DIELECTRIC
min.
MAX.
A18 / 0612
Available capacitance values include the following significant R12 retma values and their multiples:
1.0 1.2 1.5 1.8 2.2 2.7 3.3 3.9 4.7 5.6 6.8 8.2 ( 1.0 = 1.0, 10, 100, 1000, etc.)
Please contact the factory for size/voltage/value combinations not shown.
H
OW TO
O
RDER
- C
APACITOR
A
RRAYS
160
VOLTAGE
100 = 10 V
160 = 16 V
250 = 25 V
500 = 50 V
101 = 100 V
A11
CASE SIZE
A11 = 0405
A18 = 0612
N
DIELECTRIC
N = NPO
W = X7R
Y = Y5V
100
CAPACITANCE
1st two digits are
significant; third digit
denotes number of zeros
10 = 1.0 pF
101 = 100 pF
J
TOLERANCE
J = ± 5%
K = ± 10%
M = ± 20%
Z = + 80 - 20%
V
TERMINATION
V = Ni barrier w/
100% Sn Plating
MARKING
4 = Unmarked
4
E
TAPE MODIFIER
Code Type
Reel
E Embossed 7”
U Embossed 13”
Tape specifications
conform to EIA RS481
P/N written: 160A11N100JV4E
12
www.johanson dielectrics.com
C
APACITOR
A
RRAYS
Mechanical Dimensions: Size A11
In
L
W
T
Bw
Bl
P
C
.040 ± .005
.055 ± .005
.030 max.
.015 ± .004
.010 ± .004
.026 ± .005
.013 ± .004
(mm)
(1.02±.13)
(1.40±.13)
(0.76 max.)
(0.38±0.10)
(0.25±0.10)
(0.66±0.13)
(0.33±0.10)
Bl
Center of Chip
W
P
L
T
C
Bw
Bs
T
Bc
Bs
Bc
C/L of Chip
Mechanical Dimensions: Size A18
In
L
W
T
B
Bo
Bs
Bc
.126±.008
.063±.008
.059 max.
.016±.004
.008 Typical
.030 Typical
.045±.004
(mm)
(3.20±.02)
(1.60±.02)
(1.50 max.)
(0.41±0.1)
(0.20 TYP)
(0.76 TYP)
(1.14±0.1)
B
L
W
Bo
Center of Chip
Bc
Bs
Bc
Bs
T
B
L
Solder Pad Dimensions: Size A11
a
Inches
(mm)
.020
(0.51)
b
.030
(0.76)
e
d
Solder Pad Dimensions: Size A18
d
.013
(0.33)
e
.026
(0.66)
Inches
(mm)
a
.035
(0.89)
b
.065
(1.65)
e
c
.060
(1.52)
c
.100
(2.54 )
d
d
.018
(0.46)
e
.030
W
Bo
(0.79)
c
c
a
b
b
a
Dielectric specifications are listed on page 20.
www.johanson dielectrics.com
13
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
