FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
LTC2216/LTC2215
16-Bit, 80Msps/65Msps
Low Noise ADC
DESCRIPTION
The LTC
®
2216/LTC2215 are 80Msps/65Msps sampling 16-
bit A/D converters designed for digitizing high frequency,
wide dynamic range signals with input frequencies up to
400MHz. The input range of the ADC is fixed at 2.75V
P-P
.
The LTC2216/LTC2215 are perfect for demanding com-
munications applications, with AC performance that
includes 81.5dBFS noise floor and 100dB spurious free
dynamic range (SFDR). Ultra low jitter of 85fs
RMS
allows
undersampling of high input frequencies while maintaining
excellent noise performance. Maximum DC specs include
±3.5LSB INL, ±1LSB DNL (no missing codes).
The digital output can be either differential LVDS or
single-ended CMOS. There are two format options for the
CMOS outputs: a single bus running at the full data rate or
demultiplexed buses running at half data rate. A separate
output power supply allows the CMOS output swing to
range from 0.5V to 3.6V.
The ENC
+
and ENC
–
inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL or
CMOS inputs. An optional clock duty cycle stabilizer al-
lows high performance at full speed with a wide range of
clock duty cycles.
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
Sample Rate: 80Msps/65Msps
81.5dBFS Noise Floor
100dB SFDR
SFDR >95dB at 70MHz
85fs
RMS
Jitter
2.75V
P-P
Input Range
400MHz Full Power Bandwidth S/H
Optional Internal Dither
Optional Data Output Randomizer
LVDS or CMOS Outputs
Single 3.3V Supply
Power Dissipation: 970mW/700mW
Clock Duty Cycle Stabilizer
Pin-Compatible with LTC2208, LTC2217
64-Pin (9mm
×
9mm) QFN Package
APPLICATIONS
n
n
n
n
n
n
Telecommunications
Receivers
Cellular Base Stations
Spectrum Analysis
Imaging Systems
ATE
TYPICAL APPLICATION
3.3V
SENSE
V
CM
2.2μF
1.575V
COMMON MODE
BIAS VOLTAGE
INTERNAL ADC
REFERENCE
GENERATOR
OV
DD
0.5V TO 3.6V
1μF
OF
CLKOUT
D15
•
•
•
D0
OGND
CLOCK/DUTY
CYCLE
CONTROL
V
DD
GND
ENC
+
ENC
–
SHDN
DITH
MODE
LVDS
RAND
1μF
1μF
3.3V
1μF
22165 TA01
LTC2216: 64k Point FFT,
f
IN
= 4.9MHz, –1dBFS
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
–110
–120
–130
0
10
20
30
FREQUENCY (MHz)
40
22165 TA01b
ANALOG
INPUT
AIN
–
S/H
AMP
–
16-BIT
PIPELINED
ADC CORE
CORRECTION
LOGIC AND
SHIFT REGISTER
OUTPUT
DRIVERS
CMOS
OR
LVDS
ADC CONTROL INPUTS
AMPLITUDE (dBFS)
AIN
+
+
22165f
1
LTC2216/LTC2215
ABSOLUTE MAXIMUM RATINGS
OV
DD
= V
DD
(Notes 1 and 2)
PIN CONFIGURATION
TOP VIEW
64 NC
63 RAND
62 MODE
61 LVDS
60 OF
+
/OFA
59 OF
–
/DA15
58 D15
+
/DA14
57 D15
–
/DA13
56 D14
+
/DA12
55 D14
–
/DA11
54 D13
+
/DA10
53 D13
–
/DA9
52 D12
+
/DA8
51 D12
–
/DA7
50 OGND
49 OV
DD
SENSE 1
GND 2
V
CM
3
GND 4
V
DD
5
V
DD
6
GND 7
AIN
+
8
AIN
–
9
GND 10
GND 11
ENC
+
12
ENC
–
13
GND 14
V
DD
15
V
DD
16
65
48 D11
+
/DA6
47 D11
–
/DA5
46 D10
+
/DA4
45 D10
–
/DA3
44 D9
+
/DA2
43 D9
–
/DA1
42 D8
+
/DA0
41 D8
–
/CLKOUTA
40 CLKOUT
+
/CLKOUTB
39 CLKOUT
–
/OFB
38 D7
+
/DB15
37 D7
–
/DB14
36 D6
+
/DB13
35 D6
–
/DB12
34 D5
+
/DB11
33 D5
–
/DB10
Supply Voltage (V
DD
) ................................... –0.3V to 4V
Digital Output Supply Voltage (OV
DD
) .......... –0.3V to 4V
Digital Output Ground Voltage (OGND)........ –0.3V to 1V
Analog Input Voltage (Note 3) ..... –0.3V to (V
DD
+ 0.3V)
Digital Input Voltage .................... –0.3V to (V
DD
+ 0.3V)
Digital Output Voltage ................–0.3V to (OV
DD
+ 0.3V)
Power Dissipation.............................................2000mW
Operating Temperature Range
LTC2215C/LTC2216C ............................... 0°C to 70°C
LTC2215I/LTC2216I..............................–40°C to 85°C
Storage Temperature Range ..................–65°C to 150°C
T
JMAX
= 150°C,
θ
JA
= 20°C/W
EXPOSED PAD (PIN 65) IS GND, MUST BE SOLDERED TO PCB
ORDER INFORMATION
LEAD FREE FINISH
LTC2215CUP#PBF
LTC2215IUP#PBF
LTC2216CUP#PBF
LTC2216IUP#PBF
LEAD BASED FINISH
LTC2215CUP
LTC2215IUP
LTC2216CUP
LTC2216IUP
TAPE AND REEL
LTC2215CUP#TRPBF
LTC2215IUP#TRPBF
LTC2216CUP#TRPBF
LTC2216IUP#TRPBF
TAPE AND REEL
LTC2215CUP#TR
LTC2215IUP#TR
LTC2216CUP#TR
LTC2216IUP#TR
PART MARKING
LTC2215UP
LTC2215UP
LTC2216UP
LTC2216UP
PART MARKING
LTC2215UP
LTC2215UP
LTC2216UP
LTC2216UP
PACKAGE DESCRIPTION
64-Lead (9mm
×
9mm) Plastic QFN
64-Lead (9mm
×
9mm) Plastic QFN
64-Lead (9mm
×
9mm) Plastic QFN
64-Lead (9mm
×
9mm) Plastic QFN
PACKAGE DESCRIPTION
64-Lead (9mm
×
9mm) Plastic QFN
64-Lead (9mm
×
9mm) Plastic QFN
64-Lead (9mm
×
9mm) Plastic QFN
64-Lead (9mm
×
9mm) Plastic QFN
TEMPERATURE RANGE
0°C to 70°C
–40°C to 85°C
0°C to 70°C
–40°C to 85°C
TEMPERATURE RANGE
0°C to 70°C
–40°C to 85°C
0°C to 70°C
–40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges.
For more information on lead free part marking, go to:
http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to:
http://www.linear.com/tapeandreel/
V
DD
17
GND 18
SHDN 19
DITH 20
D0
–
/DB0 21
DO
+
/DB1 22
D1
–
/DB2 23
D1
+
/DB3 24
D2
–
/DB4 25
D2
+
/DB5 26
D3
–
/DB6 27
D3
+
/DB7 28
D4
–
/DB8 29
D4
+
/DB9 30
OGND 31
OV
DD
32
22165f
2
LTC2216/LTC2215
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
PARAMETER
Integral Linearity Error
Differential Linearity Error
Offset Error
Offset Drift
Gain Error
Full-Scale Drift
Transition Noise
External Reference
Internal Reference
External Reference
External Reference
l
CONVERTER CHARACTERISTICS
CONDITIONS
MIN
l
l
l
TYP
±1.2
0.16/–0.2
±1.5
±4
±0.3
–65
±12
2
MAX
±3.5
±1
±8
±1
UNITS
LSB
LSB
mV
μV/
°C
%FS
ppm/°C
ppm/°C
Differential Analog Input (Note 5)
Differential Analog Input
(Note 6)
LSB
RMS
ANALOG INPUT
SYMBOL
V
IN
V
IN, CM
I
IN
I
SENSE
I
MODE
I
LVDS
C
IN
t
AP
t
JITTER
CMRR
BW-3dB
PARAMETER
The
l
denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at T
A
= 25°C. (Note 4)
CONDITIONS
3.135V ≤ V
DD
≤ 3.465V
Differential Input (Note 7)
0V ≤ A
IN+
,
A
IN–
≤ V
DD
0V ≤ SENSE ≤ V
DD
l
l
l
MIN
1.2
–1
–3
TYP
2.75
1.575
MAX
1.8
1
3
UNITS
V
P-P
V
μA
μA
μA
μA
pF
pF
ns
fs RMS
dB
MHz
Analog Input Range (A
IN+
–
A
IN–
)
Analog Input Common Mode
Analog Input Leakage Current
SENSE Input Leakage Current
MODE Pin Pull-Down Current to GND
LVDS Pin Pull-Down Current to GND
Analog Input Capacitance
Sample-and-Hold
Acquisition Delay Time
Sample-and-Hold
Aperture Jitter
Analog Input
Common Mode Rejection Ratio
Full Power Bandwidth
10
10
Sample Mode ENC
+
< ENC
–
Hold Mode ENC
+
> ENC
–
9.1
1.8
0.35
85
1.2V < (A
IN+
= A
IN–
) <1.8V
R
S
< 25Ω
80
400
22165f
3
LTC2216/LTC2215
DYNAMIC ACCURACY
SYMBOL PARAMETER
SNR
Signal-to-Noise Ratio
The
l
denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. A
IN
= –1dBFS with 2.75V range unless otherwise noted. (Note 4)
LTC2215
CONDITIONS
5MHz Input
15MHz Input, T
A
= 25°C
15MHz Input
30MHz Input, T
A
= 25°C
70MHz Input, T
A
= 25°C
70MHz Input
140MHz Input
l
l
LTC2216
MAX
MIN
80.6
80.2
80
79.7
TYP
81.3
81.2
80.8
81.1
80.5
80.2
79
100
88
88
85
84
100
99
95
97
97
91
105
94
93
105
105
103
100
81.3
80.2
80
79.6
79.4
81.1
80.7
80.8
80.4
80.1
78.8
105
105
105
105
100
115
100
115
115
115
110
100
97
MAX
UNITS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBc
dBc
MIN
80.8
80.5
80
79.7
TYP
81.5
81.4
81
81.2
80.6
80.2
79
100
SFDR
Spurious Free
Dynamic Range
2nd or 3rd Harmonic
5MHz Input
15MHz Input, T
A
= 25°C
15MHz Input
30MHz Input
70MHz Input, T
A
= 25°C
70MHz Input
140MHz Input
l
l
88
88
85
84
100
96
91
96
95
89
105
SFDR
Spurious Free Dynamic Range
4th Harmonic or Higher
5MHz Input
15MHz Input
30MHz Input
70MHz Input
140MHz Input
l
l
95
94
105
105
104
100
81.5
S/(N+D) Signal-to-Noise
Plus Distortion Ratio
5MHz Input
15MHz Input, T
A
= 25°C
15MHz Input
30MHz Input
70MHz Input, T
A
= 25°C
70MHz Input
140MHz Input
l
l
80.3
80.2
79.3
79.2
81.2
80.8
80.9
80.3
80
78.8
105
105
105
105
100
115
SFDR
Spurious Free Dynamic Range
at –25dBFS
Dither “OFF”
5MHz Input
15MHz Input
30MHz Input
70MHz Input
140MHz Input
SFDR
Spurious Free Dynamic Range
at –25dBFS
Dither “ON”
5MHz Input
15MHz Input
30MHz Input
70MHz Input
140MHz Input
l
100
115
115
115
110
100
96
IMD
Intermodulation Distortion
f
IN1
= 14MHz, f
IN2
= 21MHz, –7dBFS
f
IN1
= 67MHz, f
IN2
= 74MHz, –7dBFS
22165f
4
LTC2216/LTC2215
The
l
denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
PARAMETER
V
CM
Output Voltage
V
CM
Output Tempco
V
CM
Line Regulation
V
CM
Output Resistance
CONDITIONS
I
OUT
= 0
I
OUT
= 0
3.135V ≤ V
DD
≤ 3.465V
| I
OUT
| ≤ 0.8mA
l
COMMON MODE BIAS CHARACTERISTICS
MIN
1.475
TYP
1.575
±60
2.4
1.1
MAX
1.675
UNITS
V
ppm/°C
mV/ V
Ω
DIGITAL INPUTS AND DIGITAL OUTPUTS
SYMBOL
V
ID
V
ICM
R
IN
C
IN
Logic Inputs
V
IH
V
IL
I
IN
C
IN
OV
DD
= 3.3V
V
OH
V
OL
I
SOURCE
I
SINK
OV
DD
= 2.5V
V
OH
V
OL
OV
DD
= 1.8V
V
OH
V
OL
STANDARD LVDS
V
OD
V
OS
Low Power LVDS
V
OD
V
OS
Differential Output Voltage
Output Common Mode Voltage
100Ω Differential Load
100Ω Differential Load
Differential Output Voltage
Output Common Mode Voltage
100Ω Differential Load
100Ω Differential Load
High Level Output Voltage
Low Level Output Voltage
V
DD
= 3.3V
V
DD
= 3.3V
High Level Output Voltage
Low Level Output Voltage
V
DD
= 3.3V
V
DD
= 3.3V
High Level Output Voltage
Low Level Output Voltage
Output Source Current
Output Sink Current
V
DD
= 3.3V
V
DD
= 3.3V
V
OUT
= 0V
V
OUT
= 3.3V
High Level Input Voltage
Low Level Input Voltage
Digital Input Current
Digital Input Capacitance
V
DD
= 3.3V
V
DD
= 3.3V
V
IN
= 0V to V
DD
(Note 7)
PARAMETER
Differential Input Voltage
Common Mode Input Voltage
Input Resistance
Input Capacitance
CONDITIONS
(Note 7)
Internally Set
Externally Set (Note 7)
(See Figure 2)
(Note 7)
Encode Inputs (ENC
+
, ENC
–
)
The
l
denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
MIN
l
TYP
MAX
UNITS
V
0.2
1.6
1.2
6
3
3
V
V
k
Ω
pF
V
l
l
l
2
0.8
±10
1.5
V
μA
pF
LOGIC OUTPUTS (CMOS MODE)
I
O
= –10μA
I
O
= –200μA
I
O
= 160μA
I
O
= 1.6mA
3.299
3.29
0.01
0.10
–50
50
I
O
= –200μA
I
O
= 1.60mA
I
O
= –200μA
I
O
= 1.60mA
2.49
0.1
1.79
0.1
0.4
V
V
V
V
mA
mA
V
V
V
V
l
l
3.1
LOGIC OUTPUTS (LVDS MODE)
l
l
l
l
247
1.125
125
1.125
350
1.2
175
1.2
454
1.375
250
1.375
mV
V
mV
V
22165f
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
