designed for digitizing high frequency, wide dynamic range
signals up to input frequencies of 700MHz. The input range
of the ADC can be optimized with the PGA front end.
The LTC2205/LTC2204 are perfect for demanding com-
munications applications, with AC performance that in-
cludes 79dB SNR and 100dB spurious free dynamic range
(SFDR). Ultralow jitter of 90fs
RMS
allows undersampling of
high input frequencies with excellent noise performance.
Maximum DC specs include ±4LSB INL, ±1LSB DNL (no
missing codes).
A separate output power supply allows the CMOS output
swing to range from 0.5V to 3.6V.
The ENC
+
and ENC
–
inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL or
CMOS inputs. An optional clock duty cycle stabilizer al-
lows high performance at full speed with a wide range of
clock duty cycles.
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
n
Sample Rate: 65Msps/40Msps
79dB SNR and 100dB SFDR (2.25V
P-P
Range)
SFDR >92dB at 140MHz (1.5V
P-P
Input Range)
PGA Front End (2.25V
P-P
or 1.5V
P-P
Input Range)
700MHz Full Power Bandwidth S/H
Optional Internal Dither
Optional Data Output Randomizer
Single 3.3V Supply
Power Dissipation: 610mW/480mW
Optional Clock Duty Cycle Stabilizer
Out-of-Range Indicator
Pin Compatible Family
105Msps: LTC2207 (16-Bit), LTC2207-14 (14-Bit)
80Msps: LTC2206 (16-Bit), LTC2206-14 (14-Bit)
65Msps: LTC2205 (16-Bit), LTC2205-14 (14-Bit)
40Msps: LTC2204 (16-Bit)
48-Pin (7mm
×
7mm) QFN Package
APPLICATIO S
n
n
n
n
n
n
Telecommunications
Receivers
Cellular Base Stations
Spectrum Analysis
Imaging Systems
ATE
TYPICAL APPLICATIO
3.3V
SENSE
V
CM
2.2µF
1.25V
COMMON MODE
BIAS VOLTAGE
INTERNAL ADC
REFERENCE
GENERATOR
OV
DD
0.5V TO 3.6V
0.1µF
OF
CLKOUT
D15
•
•
•
D0
0
–20
AMPLITUDE (dBFS)
–40
–60
–80
–100
–120
–140
0
AIN
+
ANALOG
INPUT
AIN
–
+
S/H
AMP
–
16-BIT
PIPELINED
ADC CORE
CORRECTION
LOGIC AND
SHIFT REGISTER
OUTPUT
DRIVERS
OGND
CLOCK/DUTY
CYCLE
CONTROL
V
DD
GND
ENC
ENC
PGA
SHDN
DITH
MODE
OE
RAND
0.1µF
0.1µF
3.3V
0.1µF
22076 TA01
ADC CONTROL INPUTS
U
U
U
LTC2205: 64K Point FFT,
f
IN
= 5.1MHz, –1dBFS,
PGA = 0, DITH = 0
5
20
15
25
10
FREQUENCY (MHz)
30
22054 TA01b
22054fb
1
LTC2205/LTC2204
ABSOLUTE MAXIMUM RATINGS
OV
DD
= V
DD
(Notes 1 and 2)
PIN CONFIGURATION
48 GND
47 PGA
46 RAND
45 MODE
44 OE
43 OF
42 D15
41 D14
40 D13
39 D12
38 OGND
37 OV
DD
SENSE 1
V
CM
2
V
DD
3
V
DD
4
GND 5
AIN+ 6
AIN
–
7
GND 8
ENC
+
9
ENC
–
10
GND 11
V
DD
12
49
36 OV
DD
35 D11
34 D10
33 D9
32 D8
31 OGND
30 CLKOUT+
29 CLKOUT
–
28 D7
27 D6
26 D5
25 OV
DD
UK PACKAGE
48-LEAD (7mm
×
7mm) PLASTIC QFN
TOP VIEW
Supply Voltage (V
DD
) ................................... –0.3V to 4V
Digital Output Ground Voltage (OGND)........ –0.3V to 1V
Analog Input Voltage (Note 3) ......–0.3V to (V
DD
+ 0.3V)
Digital Input Voltage .....................–0.3V to (V
DD
+ 0.3V)
Digital Output Voltage ................ –0.3V to (OV
DD
+ 0.3V)
Power Dissipation.............................................2000mW
Operating Temperature Range
LTC2205C/LTC2204C ............................... 0°C to 70°C
LTC2205I/LTC2204I.............................. –40°C to 85°C
Storage Temperature Range .................. –65°C to 150°C
Digital Output Supply Voltage (OV
DD
) .......... –0.3V to 4V
EXPOSED PAD IS GND (PIN 49) MUST BE SOLDERED TO PCB BOARD
T
JMAX
= 150°C,
θ
JA
= 29°C/W
ORDER INFORMATION
LEAD FREE FINISH
LTC2205CUK#PBF
LTC2204CUK#PBF
LTC2205IUK#PBF
LTC2204IUK#PBF
LEAD BASED FINISH
LTC2205CUK
LTC2204CUK
LTC2205IUK
LTC2204IUK
TAPE AND REEL
LTC2205CUK#TRPBF
LTC2204CUK#TRPBF
LTC2205IUK#TRPBF
LTC2204IUK#TRPBF
TAPE AND REEL
LTC2205CUK#TR
LTC2204CUK#TR
LTC2205IUK#TR
LTC2204IUK#TR
PART MARKING*
LTC2205UK
LTC2204UK
LTC2205UK
LTC2204UK
PART MARKING*
LTC2205UK
LTC2204UK
LTC2205UK
LTC2204UK
PACKAGE DESCRIPTION
48-Lead (7mm x 7mm) Plastic DFN
48-Lead (7mm x 7mm) Plastic DFN
48-Lead (7mm x 7mm) Plastic DFN
48-Lead (7mm x 7mm) Plastic DFN
PACKAGE DESCRIPTION
48-Lead (7mm x 7mm) Plastic DFN
48-Lead (7mm x 7mm) Plastic DFN
48-Lead (7mm x 7mm) Plastic DFN
48-Lead (7mm x 7mm) Plastic DFN
TEMPERATURE RANGE
0°C to 70°C
0°C to 70°C
–40°C to 85°C
–40°C to 85°C
TEMPERATURE RANGE
0°C to 70°C
0°C to 70°C
–40°C to 85°C
–40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to:
http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to:
http://www.linear.com/tapeandreel/
CONVERTER CHARACTERISTICS
PARAMETER
Resolution (No Missing Codes)
Integral Linearity Error
Integral Linearity Error
Differential Linearity Error
Offset Error
Offset Drift
Gain Error
Full-Scale Drift
Transition Noise
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
CONDITIONS
l
V
DD
13
V
DD
14
GND 15
SHDN 16
DITH 17
D0 18
D1 19
D2 20
D3 21
D4 22
OGND 23
OV
DD
24
MIN
16
TYP
±0.7
±0.7
±0.3
±1
±10
±0.2
±30
±10
2.5
MAX
±4.5
±4
±1
±8.5
±1.9
Differential Analog Input (Note 5)
Differential Analog Input (Note 5), T
A
= 25°C
Differential Analog Input
(Note 6)
External Reference
Internal Reference
External Reference
l
l
l
l
UNITS
Bits
LSB
LSB
LSB
mV
µV/
°C
%FS
ppm/°C
ppm/°C
LSB
RMS
22054fb
2
LTC2205/LTC2204
The
l
denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at T
A
= 25°C. (Note 4)
SYMBOL
V
IN
V
IN, CM
I
IN
I
SENSE
I
MODE
C
IN
t
AP
t
JITTER
CMRR
BW-3dB
PARAMETER
Analog Input Range (A
IN+
–
A
IN–
)
Analog Input Common Mode
Analog Input Leakage Current
SENSE Input Leakage Current
MODE Pin Pull-Down Current to GND
Analog Input Capacitance
Sample-and-Hold
Aperture Delay Time
Sample-and-Hold
Aperture Delay Time Jitter
Analog Input
Common Mode Rejection Ratio
Full Power Bandwidth
CONDITIONS
3.135V ≤ V
DD
≤ 3.465V
Differential Input (Note 7)
0V ≤ A
IN+
,
A
IN–
≤ V
DD
0V ≤ SENSE ≤ V
DD
Sample Mode ENC
+
< ENC
–
Hold Mode ENC
+
> ENC
–
MIN
l
l
l
l
ANALOG INPUT
1
–1
–3
TYP
1.5 to 2.25
1.25
MAX
1.5
1
3
10
6.5
1.8
0.7
90
UNITS
V
P-P
V
µA
µA
µA
pF
pF
ns
fs
RMS
dB
MHz
1V < (A
IN+
= A
IN–
) <1.5V
60
700
DYNAMIC ACCURACY
SYMBOL PARAMETER
SNR
Signal-to-Noise Ratio
The
l
denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. A
IN
= –1dBFS. (Note 4)
CONDITIONS
5MHz Input (2.25V Range, PGA = 0)
5MHz Input (1.5V Range, PGA = 1)
15MHz Input (2.25V Range, PGA = 0)
15MHz Input (2.25V Range, PGA = 0)
15MHz Input (1.5V Range, PGA = 1)
70MHz Input (2.25V Range, PGA = 0)
70MHz Input (1.5V Range, PGA = 1)
70MHz Input (1.5V Range, PGA = 1)
140MHz Input (2.25V Range, PGA = 0)
140MHz Input (1.5V Range, PGA = 1)
170MHz Input (2.25V Range, PGA = 0)
170MHz Input (1.5V Range, PGA = 1)
l
MIN
LTC2204
TYP
79.1
76.5
MAX
MIN
LTC2205
TYP
79.0
76.4
MAX
UNITS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
77.6
78
79.0
79.0
76.5
78.5
76.3
77.4
75.5
76.5
74.9
100
100
77.5
77.9
78.9
78.9
76.4
78.4
76.2
77.3
75.4
76.5
74.8
100
100
l
74.6
75
74.6
75
SFDR
Spurious Free
Dynamic Range
2
nd
or 3
rd
Harmonic
5MHz Input (2.25V Range, PGA = 0)
5MHz Input (1.5V Range, PGA = 1)
15MHz Input (2.25V Range, PGA = 0)
15MHz Input (2.25V Range, PGA = 0
15MHz Input (1.5V Range, PGA = 1)
70MHz Input (2.25V Range, PGA = 0)
70MHz Input (1.5V Range, PGA = 1)
70MHz Input (1.5V Range, PGA = 1)
140MHz Input (2.25V Range, PGA = 0)
140MHz Input (1.5V Range, PGA = 1)
170MHz Input (2.25V Range, PGA = 0)
170MHz Input (1.5V Range, PGA = 1)
l
87
88
100
100
100
92
94
94
89
92
82
84
87
88
100
100
100
92
94
94
89
92
82
84
l
84.5
86
84.5
86
22054fb
3
LTC2205/LTC2204
DYNAMIC ACCURACY
SYMBOL PARAMETER
SFDR
Spurious Free
Dynamic Range
4
th
Harmonic
or Higher
The
l
denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. A
IN
= –1dBFS unless otherwise noted. (Note 4)
CONDITIONS
5MHz Input (2.25V Range, PGA = 0)
5MHz Input (1.5V Range, PGA = 1)
15MHz Input (2.25V Range, PGA = 0)
15MHz Input (1.5V Range, PGA = 1)
70MHz Input (2.25V Range, PGA = 0)
70MHz Input (1.5V Range, PGA = 1)
140MHz Input (2.25V Range, PGA = 0)
140MHz Input (1.5V Range, PGA = 1)
170MHz Input (2.25V Range, PGA = 0)
170MHz Input (1.5V Range, PGA = 1)
l
MIN
LTC2204
TYP
105
105
MAX
MIN
LTC2205
TYP
105
105
MAX
UNITS
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
90
100
100
100
100
97
97
95
95
79.1
76.5
90
100
100
100
100
97
97
95
95
79.0
76.4
l
88.5
88.5
S/(N+D)
Signal-to-Noise
Plus Distortion Ratio
5MHz Input (2.25V Range, PGA = 0)
5MHz Input (1.5V Range, PGA = 1)
15MHz Input (2.25V Range, PGA = 0)
15MHz Input (2.25V Range, PGA = 0)
15MHz Input (1.5V Range, PGA = 1)
70MHz Input (2.25V Range, PGA = 0)
70MHz Input (1.5V Range, PGA = 1)
70MHz Input (1.5V Range, PGA = 1)
140MHz Input (2.25V Range, PGA = 0)
140MHz Input (1.5V Range, PGA = 1)
170MHz Input (2.25V Range, PGA = 0)
170MHz Input (1.5V Range, PGA = 1)
l
77.5
77.7
79.0
79.0
76.5
78.5
76.2
76.2
77.3
75.4
76.5
75.4
105
105
105
105
105
105
100
100
100
100
115
115
77.4
77.6
78.9
78.9
76.4
78.4
76.2
76.2
77.0
75.3
76.0
75.2
105
105
105
105
105
105
100
100
100
100
115
115
l
73.8
74.2
73.8
74.2
SFDR
Spurious Free
Dynamic Range
at –25dBFS
Dither “OFF”
5MHz Input (2.25V Range, PGA = 0)
5MHz Input (1.5V Range, PGA = 1)
15MHz Input (2.25V Range, PGA = 0)
15MHz Input (1.5V Range, PGA = 1)
70MHz Input (2.25V Range, PGA = 0)
70MHz Input (1.5V Range, PGA = 1)
140MHz Input (2.25V Range, PGA = 0)
140MHz Input (1.5V Range, PGA = 1)
170MHz Input (2.25V Range, PGA = 0)
170MHz Input (1.5V Range, PGA = 1)
SFDR
Spurious Free
Dynamic Range
at –25dBFS
Dither “ON”
5MHz Input (2.25V Range, PGA = 0)
5MHz Input (1.5V Range, PGA = 1)
15MHz Input (2.25V Range, PGA = 0)
15MHz Input (1.5V Range, PGA = 1)
70MHz Input (2.25V Range, PGA = 0)
70MHz Input (1.5V Range, PGA = 1)
140MHz Input (2.25V Range, PGA = 0)
140MHz Input (1.5V Range, PGA = 1)
170MHz Input (2.25V Range, PGA = 0)
170MHz Input (1.5V Range, PGA = 1)
l
98
115
115
115
115
115
115
105
105
98
115
115
115
115
115
115
105
105
22054fb
4
LTC2205/LTC2204
COMMON MODE BIAS CHARACTERISTICS
PARAMETER
V
CM
Output Voltage
V
CM
Output Tempco
V
CM
Line Regulation
V
CM
Output Resistance
CONDITIONS
I
OUT
= 0
I
OUT
= 0
3.135V ≤ V
DD
≤ 3.465V
1mA ≤ | I
OUT
| ≤ 1mA
The
l
denotes the specifications which apply over
the full operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
MIN
1.15
TYP
1.25
±40
1
1
MAX
1.35
UNITS
V
ppm/°C
mV/ V
Ω
DIGITAL INPUTS AND DIGITAL OUTPUTS
SYMBOL
PARAMETER
ENCODE INPUTS (ENC
+
, ENC
–
)
V
ID
Differential Input Voltage (Note 7)
V
ICM
Common Mode Input Voltage
R
IN
Input Resistance
C
IN
Input Capacitance
LOGIC INPUTS (DITH, PGA, SHDN, RAND)
V
IH
High Level Input Voltage
V
IL
Low Level Input Voltage
I
IN
Digital Input Current
C
IN
Digital Input Capacitance
LOGIC OUTPUTS
OV
DD
= 3.3V
V
OH
High Level Output Voltage
V
OL
I
SOURCE
I
SINK
OV
DD
= 2.5V
V
OH
V
OL
OV
DD
= 1.8V
V
OH
V
OL
Low Level Output Voltage
Output Source Current
Output Sink Current
High Level Output Voltage
Low Level Output Voltage
High Level Output Voltage
Low Level Output Voltage
CONDITIONS
The
l
denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
MIN
l
TYP
MAX
UNITS
V
0.2
1.6
1.2
6
3
3.0
Internally Set
Externally Set (Note 7)
(See Figure 2)
(Note 7)
V
DD
= 3.3V
V
DD
= 3.3V
V
IN
= 0V to V
DD
(Note 7)
l
l
l
V
V
kΩ
pF
V
V
µA
pF
2
0.8
±10
1.5
V
DD
= 3.3V
V
DD
= 3.3V
V
OUT
= 0V
V
OUT
= 3.3V
V
DD
= 3.3V
V
DD
= 3.3V
V
DD
= 3.3V
V
DD
= 3.3V
I
O
= –10µA
I
O
= –200µA
I
O
= 160µA
I
O
= 1.6mA
l
l
3.1
3.299
3.29
0.01
0.10
–50
50
2.49
0.1
1.79
0.1
0.4
V
V
V
V
mA
mA
V
V
V
V
I
O
= –200µA
I
O
= 1.60mA
I
O
= –200µA
I
O
= 1.60mA
POWER REQUIREMENTS
SYMBOL PARAMETER
V
DD
P
SHDN
OV
DD
I
VDD
P
DIS
Analog Supply Voltage
Shutdown Power
Output Supply Voltage
Analog Supply Current
Power Dissipation
The
l
denotes the specifications which apply over the full operating temperature
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
