8 Pin DIP Delayed Pulse Width Generator TTL Compatible
Active Delay Line Modules
Features
Precise output pulse width
Positive-edge triggered (10 nS) min.
Fast rise and fall time (4 nS max. measured from 0.75V to 2.4V)
PART
NUMBER**
EPA230-(Td)-5
EPA230-(Td)-6
EPA230-(Td)-7
EPA230-(Td)-8
EPA230-(Td)-9
EPA230-(Td)-10
EPA230-(Td)-15
EPA230-(Td)-20
EPA230-(Td)-25
EPA230-(Td)-30
PULSE
WIDTH *
5 ±1
6 ±1
7 ±1
8 ±1
9 ±1
10 ±1
15 ±1
20 ±1
25 ±1
30 ±1
PART
NUMBER**
EPA230-(Td)-35
EPA230-(Td)-40
EPA230-(Td)-50
EPA230-(Td)-60
EPA230-(Td)-70
EPA230-(Td)-75
EPA230-(Td)-80
EPA230-(Td)-90
EPA230-(Td)-100
PULSE
WIDTH *
35 ±1.5
40 ±1.5
50 ±1.5
60 ±1.5
70 ±2
75 ±2
80 ±2
90 ±3
100 ±3
* Measured at 1.5V Levels
** Td is the delay time (in nS) from trigger pulse
to the leading edge of the output pulse.
DC Electrical Characteristics
Parameter
Test Conditions
VOH
VOL
VIK
IIH
IIL
IOS
ICCH
ICCL
NH
NL
High-Level Output Voltage
Low-Level Output Voltage
Input Clamp Voltage
High-Level Input Current
Low-Level Input Current
Short Circuit Output Current
High-Level Supply Current
Low-Level Supply Current
Fanout High-Level Output
Fanout Low-Level Output
Schematic
Min Max Unit
V
0.5
V
-1.2V V
50
µA
-2
mA
-100
mA
75
mA
75
mA
20 TTL LOAD
10 TTL LOAD
8
VCC
X
X
INPUT
5
VCC = min. VIL = max. I OH = max 2.7
VCC = min. V IH = min. I OL= max
VCC = min. I I = II K
VCC = max. V IN = 2.7V
VCC = max. V IN = 0.5V
VCC = max.
-40
VCC = max. V IN = OPEN
VCC = max. V IN = 0
VCC = max. V OH = 2.7V
VCC = max. V OL = 0.5V
DELAY LINE
PULSE
GENERATOR
1
OUT
GND
4
Recommended
Operating Conditions
VCC
VIH
VIL
IIK
IOH
IOL
P
PWI
TA
Supply Voltage
High-Level Input Voltage
Low-Level Input Voltage
Input Clamp Current
High-Level Output Current
Low-Level Output Current
Period
Input Pulse Width
Operating Free-Air Temperature
Package
Min
4.75
2.0
Max
5.25
0.8
-18
-1.0
20
Unit
V
V
V
mA
mA
mA
nS
nS
°C
PCA
EPA230-Td-5
Date Code
WHITE DOT
PIN#1
.500 MAX
.280
MAX
PWO x2
10
0
+70
.250
MAX
.020
TYP
Input Pulse Test Conditions @ 25° C
EIN
TRI
PWI
P
VCC
DSA230
Unit
Volts
nS
nS
nS
nS
Volts
.020
TYP
.300
.150 MIN
.010
TYP
.365
MAX
Pulse Input Voltage
Pulse Rise Time
Pulse Width
Period
(For EP9981-5)
Supply Voltage
8/25/94
3.2
2.0
10
PWO x2
20
5.0
QAF-CSO1c Rev. B 8/25/94
Unless Otherwise Noted Dimensions in Inches
Tolerances:
Fractional = ± 1/32
.XX = ± .030
.XXX = ± .010
ELECTRONICS
INC.
16799 SCHOENBORN ST.
NORTH HILLS, CA 91343
TEL: (818) 892-0761
FAX: (818) 894-5791
45
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
