SSFP1N65
StarMOS
T
Power MOSFET
■
■
Extremely high dv/dt capability
Low Gate Charge Qg results in
Simple Drive Requirement
100% avalanche tested
Gate charge minimized
Very low intrinsic capacitances
Very good manufacturing repeatability
V
DSS
= 650V
I
D25
= 1.0A
R
DS(ON)
= 11.5Ω
■
■
■
■
Description
StarMOS is a new generation of high voltage
N–Channel enhancement mode power MOSFETs.
This new technology minimises the JFET effect,
increases packing density and reduces the
on-resistance. StarMOS also achieves faster
switching speeds through optimised gate layout
with planar stripe DMOS technology.
Pin1–Gate
Pin2–Drain
Pin1–Source
Application
■
Switching application
Absolute Maximum Ratings
Parameter
I
D
@Tc=25ْ C
I
D
@Tc=100ْC
I
DM
P
D
@T
C
=25ْC
V
GS
E
AS
I
AR
E
AR
dv/dt
T
J
T
STG
Continuous Drain Current,V
GS
@10V
Continuous Drain Current,V
GS
@10V
Pulsed Drain Current
Power Dissipation
Linear Derating Factor
Gate-to-Source Voltage
Single Pulse Avalanche Energy
Avalanche Current
①
①
③
②
①
Max.
1.0
0.6
4
28
0.22
±30
33
1.0
2.8
4.5
–55
to +175
300(1.6mm from case)
10 Ibf in(1.1N m)
●
●
Units
A
W
W/ْ C
V
mJ
A
mJ
V/ns
ْ
C
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
Operating Junction and
Storage Temperature Range
Soldering Temperature, for 10 seconds
Mounting Torque,6-32 or M3 screw
Thermal Resistance
Parameter
R
θJC
R
θCS
R
θJA
Junction-to-case
Case-to-Sink,Flat,Greased Surface
Junction-to-Ambient
Min.
—
—
—
Typ.
—
0.50
—
Max.
4.53
—
50
ْ
C/W
Units
1
SSFP1N65
StarMOS
T
Power MOSFET
Electrical Characteristics @T
J
=25
ْ
C(unless otherwise specified)
Parameter
V
(BR)DSS
R
DS(on)
V
GS(th)
g
fs
I
DSS
I
GSS
Q
g
Q
gs
Q
gd
t
d(on)
tr
t
d(off)
t
f
L
D
Drain-to-Source Breakdown Voltage
Static Drain-to-Source On-resistance
Gate Threshold Voltage
Forward Transconductance
Drain-to-Source Leakage current
Gate-to-Source Forward leakage
Gate-to-Source Reverse leakage
Total Gate Charge
Gate-to-Source charge
Gate-to-Drain("Miller") charge
Turn-on Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Internal Drain Inductance
△
V
(BR)DSS
/
△
T
J
Breakdown Voltage Temp.Coefficient
Min.
650
—
—
2.0
—
—
—
—
—
—
—
—
—
—
—
—
—
Typ.
—
0.6
9.3
—
0.75
—
—
—
—
4.8
0.7
2.7
7
21
13
27
4.5
Max. Units
—
—
11.5
4.0
—
1
10
100
-100
6.2
—
—
24
52
36
64
—
V
Test Conditions
V
GS
=0V,I
D
=
250μA
④
V/ْC Reference to 25ْC,I
D
=250μA
Ω
V
GS
=10V,I
D
=0.5A
V
S
μA
nA
V
DS
=V
GS
,I
D
=250μA
V
DS
=40V,I
D
=0.5A
V
DS
=650V,V
GS
=0V
V
DS
=480V,V
GS
=0V,T
J
=150ْC
V
GS
=20V
V
GS
=-20V
I
D
=1.1A
nC V
DS
=480V
V
GS
=10V See
V
DD
=300V
I
D
=1.1A
nS
R
G
=25Ω
Between lead,
6mm(0.25in.)
nH from package
and center of
die contact
V
GS
=0V
pF V
DS
=25V
f
=1.0MH
Z
L
S
C
iss
C
oss
C
rss
Internal Source Inductance
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
—
—
—
—
7.5
130
19
3.5
—
170
25
4.5
Source-Drain Ratings and Characteristics
Parameter
I
S
I
SM
V
SD
t
rr
Q
rr
t
on
Continuous Source Current
(Body Diode)
Pulsed Source Current
(Body Diode)
①
Diode Forward Voltage
Reverse Recovery Time
Reverse Recovery Charge
Forward Turn-on Time
.
.
Min.
—
—
—
—
—
Typ.
—
—
—
190
0.53
Max.
1
A
4
1.4
—
V
nS
nC
Units
Test Conditions
MOSFET symbol
showing the
integral reverse
p-n junction diode.
T
J
=25ْC,I
S
=0.5A,V
GS
=0V
④
T
J
=25ْC,I
F
=1.1A
di/dt=100A/μs
④
Intrinsic turn-on time is negligible (turn-on is dominated by Ls + L
D
)
Notes:
①
Repetitive rating;pulse width limited by
max.junction temperature(see figure 11)
③
I
SD
≤1.1A,di/dt≤200A/μS,V
DD
≤V
(BR)DSS
,
TJ≤25ْ C
④
Pulse width≤300μS; duty cycle≤2%
②
L = 59mH, IAS =1.1 A, VDD = 50V,
RG = 25
∧,
Starting TJ = 25°C
2
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
