CTN
Vishay Electro-Films
Nichrome Thin Film, Center Tapped Resistors
CHIP
RESISTORS
FEATURES
•
Wire bondable
Product may not
be to scale
•
Center tap feature
•
Chip size: 0.030 inches square
•
Resistance range total: 10
Ω
to 1 MΩ
•
Ratio tolerances to: 0.1 %
•
Resistor material: Nichrome
•
Oxidized silicon substrate for good power dissipation
The CTN series is a center tapped nichrome resistor chip
providing excellent stability at 250 mW power levels. The
CTN offers the designer flexibility in use as either a single
value resistor or as two resistors with a center tap feature.
The CTNs six bonding pads allows the user increased layout
flexibility.
The CTNs are manufactured using Vishay Electro-Films
(EFI) sophisticated thin film equipment and manufacturing
technology. The CTNs are 100 % electrically tested and
visually inspected to MIL-STD-883.
APPLICATIONS
The CTN center-tapped resistor chips are used mainly in feedback circuits of amplifiers where ratio matching, high power and
tracking between two resistors is critical.
Recommended for Hermetic environment where die is not exposed to moisture.
For low values, the resistance of the six bonding-pad configurations can vary, depending on the method of measurement used.
Vishay EFI measures low-value resistors by the four wire Kelvin technique.
TEMPERATURE COEFFICIENT OF RESISTANCE, VALUES AND TOLERANCES
Tightest Standard Tolerance Available
0.5 %
0.1 %
± 10 ppm/°C
± 25 ppm/°C
± 50 ppm/°C
± 100 ppm/°C
PROCESS CODE
CLASS H*
203
202
200
201
*MIL-PRF-38534 inspection criteria
1 MΩ
CLASS K*
263
262
260
261
10
Ω
100
Ω
200
Ω
1 kΩ
STANDARD ELECTRICAL SPECIFICATIONS
PARAMETER
TCR Tracking Between Halves (R
A
/R
B
)
Center Tap Ratio,
R
A
/R
B
Tolerance
Noise, MIL-STD-202, Method 308, 100
Ω
- 250 kΩ
Stability, 1000 h, + 125 °C, 125 mW
Operating Temperature Range
Dielectric Voltage Breakdown
Insulation Resistance
Operating Voltage
DC Power Rating at + 70 °C (Derated to Zero at + 175 °C)
* 20 ppm/°C for
R
< 20
www.vishay.com
76
For technical questions, contact: efi@vishay.com
Document Number: 61024
Revision: 12-Mar-08
± 2 ppm/°C *
1 ± 1 % standard
- 35 dB typ.
± 0.1 %
ΔR/R
- 55 °C to + 125 °C
200 V
10
12
min.
100 V max.
250 mW
CTN
Nichrome Thin Film, Center Tapped
Vishay Electro-Films
CONFIGURATIONS
in inches
0.030
CHIP
RESISTORS
R
A
0.026
R
B
0.030
STANDARD CONFIGURATION
Six locations. All pads 0.005 x 0.005 inch
TYPICAL RANGE
10
Ω
- 49
Ω
TYPICAL RANGE
50
Ω
- 199
Ω
TYPICAL RANGE
100
Ω
- 1 MΩ
SCHEMATIC
R
T
= R
A
+ R
B
R
A
R
B
MECHANICAL SPECIFICATIONS
in inches
PARAMETER
Chip Size
Chip Thickness
Chip Substrate Material
Resistor Material
Bonding Pad Size
Number of Pads
Pad Material
Backing
Options:
Alphanumeric part marking, up to six characters
Gold backing for eutectic die attach
Center tap ratio tolerances to 0.01 %
Consult Applications Engineer
0.030 x 0.030 ± 0.002 (0.762 x 0.762 ± 0.05 mm)
0.010 ± 0.002 (0.254 ± 0.05 mm)
Oxidized silicon, 10 kÅ minimum SiO
2
Nichrome
0.005 x 0.005 (0.127 x 0.127 mm) minimum
6
15 kÅ minimum gold standard
None, lapped semiconductor silicon
ORDERING INFORMATION
Example: 100 % visual, 10 kΩ, ± 1 %, ± 100 ppm/°C TCR, gold pads, class H visual inspection
W
INSPECTION/
PACKAGING
W = 100 % visually inspected
parts in matrix trays per
MIL-STD-883
X = Sample, visually inspected
parts loaded in matrixtrays (4 % AQL)
CTN
PRODUCT
FAMILY
201
PROCESS
CODE
See Process Code
table
1000
1
RESISTANCE
MULTIPLIER
VALUE
CODE
Use first 4 significant
C
= 0.001
digits of resistance (R
T
)
B
= 0.01
A
= 0.1
0
=1
1
= 10
2
= 100
3
= 1000
4
= 10 000
F
TOLERANCE
CODE
B =
0.1 %
C
= 0.2 %
D
= 0.5 %
F
= 1.0 %
G
= 2.0 %
H
= 2.5 %
J
= 5.0 %
K
= 10 %
Document Number: 61024
Revision: 12-Mar-08
For technical questions, contact: efi@vishay.com
www.vishay.com
77
Legal Disclaimer Notice
Vishay
Disclaimer
All product specifications and data are subject to change without notice.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf
(collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein
or in any other disclosure relating to any product.
Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any
information provided herein to the maximum extent permitted by law. The product specifications do not expand or
otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed
therein, which apply to these products.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this
document or by any conduct of Vishay.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless
otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such
applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting
from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding
products designed for such applications.
Product names and markings noted herein may be trademarks of their respective owners.
Document Number: 91000
Revision: 18-Jul-08
www.vishay.com
1
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
