电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HYMD132G725EL4M-H

产品描述Low Profile Registered DDR SDRAM DIMM
产品类别存储    存储   
文件大小158KB,共17页
制造商SK Hynix(海力士)
官网地址http://www.hynix.com/eng/
下载文档 详细参数 选型对比 全文预览

HYMD132G725EL4M-H概述

Low Profile Registered DDR SDRAM DIMM

HYMD132G725EL4M-H规格参数

参数名称属性值
厂商名称SK Hynix(海力士)
零件包装代码DIMM
包装说明DIMM, DIMM184
针数184
Reach Compliance Codeunknow
ECCN代码EAR99
访问模式SINGLE BANK PAGE BURST
最长访问时间0.75 ns
其他特性AUTO/SELF REFRESH
最大时钟频率 (fCLK)133 MHz
I/O 类型COMMON
JESD-30 代码R-XDMA-N184
内存密度2415919104 bi
内存集成电路类型DDR DRAM MODULE
内存宽度72
功能数量1
端口数量1
端子数量184
字数33554432 words
字数代码32000000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织32MX72
输出特性3-STATE
封装主体材料UNSPECIFIED
封装代码DIMM
封装等效代码DIMM184
封装形状RECTANGULAR
封装形式MICROELECTRONIC ASSEMBLY
电源2.5 V
认证状态Not Qualified
刷新周期4096
自我刷新YES
最大供电电压 (Vsup)2.7 V
最小供电电压 (Vsup)2.3 V
标称供电电压 (Vsup)2.5 V
表面贴装NO
技术CMOS
温度等级COMMERCIAL
端子形式NO LEAD
端子节距1.27 mm
端子位置DUAL

文档预览

下载PDF文档
32M x 72 bits
Low Profile Registered DDR SDRAM DIMM
HYMD132G725E(L)4M-M/K/H/L
DESCRIPTION
Preliminary
Hynix HYMD132G725E(L)4M-M/K/H/L series is low profile registered 184-pin double data rate Synchronous DRAM
Dual In-Line Memory Modules (DIMMs) which are organized as 32Mx72 high-speed memory arrays. Hynix
HYMD132G725E(L)4M-M/K/H/L series consists of eighteen 32Mx4 DDR SDRAM in 400mil TSOP II packages on a
184pin glass-epoxy substrate. Hynix HYMD132G725E(L)4M-M/K/H/L series provide a high performance 8-byte inter-
face in 5.25" width form factor of industry standard. It is suitable for easy interchange and addition.
Hynix HYMD132G725E(L)4M-M/K/H/L series is designed for high speed of up to 133MHz and offers fully synchronous
operations referenced to both rising and falling edges of differential clock inputs. While all addresses and control
inputs are latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on
both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high
bandwidth. All input and output voltage levels are compatible with SSTL_2. High speed frequencies, programmable
latencies and burst lengths allow variety of device operation in high performance memory system.
Hynix HYMD132G725E(L)4M-M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect function
is implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to iden-
tify DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.
FEATURES
256MB (32M x 72) Low Profile Registered DDR DIMM
based on 32Mx4 DDR SDRAM
JEDEC Standard 184-pin dual in-line memory module
(DIMM)
Error Check Correction (ECC) Capability
Registered inputs with one-clock delay
Phase-lock loop (PLL) clock driver to reduce loading
2.5V +/- 0.2V VDD and VDDQ Power supply
All inputs and outputs are compatible with SSTL_2
interface
Fully differential clock operations (CK & /CK) with
100MHz/125MHz/133MHz
Programmable CAS Latency 2 / 2.5 supported
Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
tRAS Lock-out function supported
Internal four bank operations with single pulsed RAS
Auto refresh and self refresh supported
4096 refresh cycles / 64ms
ORDERING INFORMATION
Part No.
HYMD132G725E(L)4M-M
HYMD132G725E(L)4M-K
HYMD132G725E(L)4M-H
HYMD132G725E(L)4M-L
VDD=2.5V
VDDQ=2.5V
Power Supply
Clock Frequency
133MHz (*DDR266:2-2-2)
133MHz (*DDR266A)
133MHz (*DDR266B)
100MHz (*DDR200)
Interface
Form Factor
SSTL_2
184pin Low Profile
Registered DIMM
5.25 x 1.2 x 0.15 inch
* JEDEC Defined Specifications compliant
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 0.1 / Sep. 2003
1

HYMD132G725EL4M-H相似产品对比

HYMD132G725EL4M-H HYMD132G725E4M-H HYMD132G725E4M-K HYMD132G725E4M-L HYMD132G725E4M-M HYMD132G725EL4M-K HYMD132G725EL4M-L HYMD132G725EL4M-M
描述 Low Profile Registered DDR SDRAM DIMM Low Profile Registered DDR SDRAM DIMM Low Profile Registered DDR SDRAM DIMM Low Profile Registered DDR SDRAM DIMM Low Profile Registered DDR SDRAM DIMM Low Profile Registered DDR SDRAM DIMM Low Profile Registered DDR SDRAM DIMM Low Profile Registered DDR SDRAM DIMM
厂商名称 SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士)
零件包装代码 DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM
包装说明 DIMM, DIMM184 DIMM, DIMM184 DIMM, DIMM184 DIMM, DIMM184 DIMM, DIMM184 DIMM, DIMM184 DIMM, DIMM184 DIMM, DIMM184
针数 184 184 184 184 184 184 184 184
Reach Compliance Code unknow unknow unknow unknow unknow unknow unknow unknow
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST
最长访问时间 0.75 ns 0.75 ns 0.75 ns 0.8 ns 0.75 ns 0.75 ns 0.8 ns 0.75 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
最大时钟频率 (fCLK) 133 MHz 133 MHz 133 MHz 125 MHz 133 MHz 133 MHz 125 MHz 133 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 代码 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184
内存密度 2415919104 bi 2415919104 bi 2415919104 bi 2415919104 bi 2415919104 bi 2415919104 bi 2415919104 bi 2415919104 bi
内存集成电路类型 DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE
内存宽度 72 72 72 72 72 72 72 72
功能数量 1 1 1 1 1 1 1 1
端口数量 1 1 1 1 1 1 1 1
端子数量 184 184 184 184 184 184 184 184
字数 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words
字数代码 32000000 32000000 32000000 32000000 32000000 32000000 32000000 32000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 32MX72 32MX72 32MX72 32MX72 32MX72 32MX72 32MX72 32MX72
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
封装代码 DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM
封装等效代码 DIMM184 DIMM184 DIMM184 DIMM184 DIMM184 DIMM184 DIMM184 DIMM184
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
电源 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 4096 4096 4096 4096 4096 4096 4096 4096
自我刷新 YES YES YES YES YES YES YES YES
最大供电电压 (Vsup) 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
最小供电电压 (Vsup) 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V
标称供电电压 (Vsup) 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
表面贴装 NO NO NO NO NO NO NO NO
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
端子节距 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
怎样获取映像中代码段和数据段的大小???
用 IAR EWARM 5.20 开发 STM32F103ZC(Cortex-M3内核) 在连接配置文件(.icf)中,我想分别获取 readonly 和 readwrite 块的大小,然后将指定的内存大小减去这两块的大小之后的剩余空间作 ......
shrlyq 嵌入式系统
请问我这个问题如何解决?哪位专家可以教教我! 谢谢!
前几天安装了2条2gb内存,在BIOS里面和vista我的电脑里面都正常显示有4gb。可是在任务管理器里面显示物理内存只有2gb。 还有2gb不知道跑哪里去了,正常来说4GB会被32位的vista浪费掉一些,可是 ......
卖蛋筒 嵌入式系统
提问+MSP430g2553如何判断外部晶振是否正常工作呢
把自带的那个焊接后,怎么判断是否正常工作呢?...
数码小叶 微控制器 MCU
CCS+C6678LE开发记录11:多核协作(IPC)入门
为更好地发挥C6678的多核性能,需要用到多核协作。幸运的是,我们可以使用官方提供的IPC模块。IPC=Inter-Processor Communication, 核间通信,粗略来说就是多核之间进行信息、数据交换。作为入 ......
fengyh DSP 与 ARM 处理器
IRP处理的问题
IRP的发送是不是就象,应用层读写一样首先要CreatFile()然后在进行读写操作,IRP必须要首先IRP_MJ_CREATE,然后才能执行其它的功能码? 为什么 我用filemon监控的IRP 没有IRP_MJ_CREATE直接就I ......
洗了八吨水 嵌入式系统
altera浮点DSP设计流程第三方分析
这份报告是第三方公司对Altera的浮点DSP设计流程的独立分析,做数字信号处理的朋友们可以看下。...
wstt FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1275  744  2051  313  2354  50  8  22  28  44 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved