电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HYMD116M725B8-H

产品描述Unbuffered DDR SDRAM SO-DIMM
产品类别存储    存储   
文件大小218KB,共19页
制造商SK Hynix(海力士)
官网地址http://www.hynix.com/eng/
下载文档 详细参数 选型对比 全文预览

HYMD116M725B8-H概述

Unbuffered DDR SDRAM SO-DIMM

HYMD116M725B8-H规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称SK Hynix(海力士)
零件包装代码MODULE
包装说明DIMM, DIMM200,24
针数200
Reach Compliance Codeunknow
ECCN代码EAR99
访问模式SINGLE BANK PAGE BURST
最长访问时间0.75 ns
其他特性AUTO/SELF REFRESH
最大时钟频率 (fCLK)133 MHz
I/O 类型COMMON
JESD-30 代码R-XDMA-N200
内存密度1207959552 bi
内存集成电路类型DDR DRAM MODULE
内存宽度72
功能数量1
端口数量1
端子数量200
字数16777216 words
字数代码16000000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织16MX72
输出特性3-STATE
封装主体材料UNSPECIFIED
封装代码DIMM
封装等效代码DIMM200,24
封装形状RECTANGULAR
封装形式MICROELECTRONIC ASSEMBLY
峰值回流温度(摄氏度)NOT SPECIFIED
电源2.5 V
认证状态Not Qualified
刷新周期4096
自我刷新YES
最大待机电流0.16 A
最大压摆率2.08 mA
最大供电电压 (Vsup)2.7 V
最小供电电压 (Vsup)2.3 V
标称供电电压 (Vsup)2.5 V
表面贴装NO
技术CMOS
温度等级COMMERCIAL
端子形式NO LEAD
端子节距0.6 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED

文档预览

下载PDF文档
16Mx72 bits
Unbuffered DDR SDRAM SO-DIMM
HYMD116M725B(L)8-J/M/K/H/L
DESCRIPTION
PRELIMINARY
Hynix HYMD116M725B(L)8-J/M/K/H/L series is unbuffered 200-pin double data rate Synchronous DRAM Small Outline
Dual In-Line Memory Modules (SO-DIMMs) which are organized as 16Mx72 high-speed memory arrays. Hynix
HYMD116M725B(L)8-J/M/K/H/L series consists of nine 16Mx8 DDR SDRAM in 400mil TSOP II packages on a 200pin
glass-epoxy substrate. Hynix HYMD116M725B(L)8-J/M/K/H/L series provide a high performance 8-byte interface in
67.60mmX 31.75mm form factor of industry standard. It is suitable for easy interchange and addition.
Hynix HYMD116M725B(L)8-J/M/K/H/L series is designed for high speed of up to 166MHz and offers fully synchronous
operations referenced to both rising and falling edges of differential clock inputs. While all addresses and control
inputs are latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on
both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high
bandwidth. All input and output voltage levels are compatible with SSTL_2. High speed frequencies, programmable
latencies and burst lengths allow variety of device operation in high performance memory system.
Hynix HYMD116M725B(L)8-J/M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect function
is implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to iden-
tify DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.
FEATURES
128MB (16M x 72) Unbuffered DDR SO-DIMM based
on 16Mx8 DDR SDRAM
JEDEC Standard 200-pin small outline dual in-line
memory module (SO-DIMM)
2.5V +/- 0.2V VDD and VDDQ Power supply
All inputs and outputs are compatible with SSTL_2
interface
Fully differential clock operations (CK & /CK) with
100MHz/125MHz/133MHz/166MHz
All addresses and control inputs except Data, Data
strobes and Data masks latched on the rising edges
of the clock
Data(DQ), Data strobes and Write masks latched on
both rising and falling edges of the clock
Data inputs on DQS centers when write (centered
DQ)
Data strobes synchronized with output data for read
and input data for write
Programmable CAS Latency 2 / 2.5 supported
Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
tRAS Lock-out function supported
Internal four bank operations with single pulsed RAS
Auto refresh and self refresh supported
4096 refresh cycles / 64ms
ORDERING INFORMATION
Part No.
HYMD116M725B(L)8-J
HYMD116M725B(L)8-M
HYMD116M725B(L)8-K
HYMD116M725B(L)8-H
HYMD116M725B(L)8-L
V
DD
=2.5V
V
DDQ
=2.5V
Power Supply
Clock Frequency
166MHz (*DDR333)
133MHz (*DDR266:2-2-2)
133MHz (*DDR266A)
133MHz (*DDR266B)
125MHz (*DDR200)
Interface
Form Factor
SSTL_2
200pin Unbuffered SO-DIMM
* JEDEC Defined Specifications compliant
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 0.2/Aug. 02
1

HYMD116M725B8-H相似产品对比

HYMD116M725B8-H HYMD116M725B8-K HYMD116M725B8-L HYMD116M725B8-M HYMD116M725BL8-H HYMD116M725BL8-J HYMD116M725BL8-K HYMD116M725BL8-L HYMD116M725BL8-M
描述 Unbuffered DDR SDRAM SO-DIMM Unbuffered DDR SDRAM SO-DIMM Unbuffered DDR SDRAM SO-DIMM Unbuffered DDR SDRAM SO-DIMM Unbuffered DDR SDRAM SO-DIMM Unbuffered DDR SDRAM SO-DIMM Unbuffered DDR SDRAM SO-DIMM Unbuffered DDR SDRAM SO-DIMM Unbuffered DDR SDRAM SO-DIMM
是否Rohs认证 不符合 不符合 不符合 不符合 不符合 不符合 不符合 不符合 不符合
厂商名称 SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士)
零件包装代码 MODULE MODULE MODULE MODULE MODULE MODULE MODULE MODULE MODULE
包装说明 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24
针数 200 200 200 200 200 200 200 200 200
Reach Compliance Code unknow unknow unknow unknow compli compli compli compli compli
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST
最长访问时间 0.75 ns 0.75 ns 0.8 ns 0.75 ns 0.75 ns 0.7 ns 0.75 ns 0.8 ns 0.75 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
最大时钟频率 (fCLK) 133 MHz 133 MHz 125 MHz 133 MHz 133 MHz 166 MHz 133 MHz 125 MHz 133 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 代码 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200
内存密度 1207959552 bi 1207959552 bi 1207959552 bi 1207959552 bi 1207959552 bi 1207959552 bi 1207959552 bi 1207959552 bi 1207959552 bi
内存集成电路类型 DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE
内存宽度 72 72 72 72 72 72 72 72 72
功能数量 1 1 1 1 1 1 1 1 1
端口数量 1 1 1 1 1 1 1 1 1
端子数量 200 200 200 200 200 200 200 200 200
字数 16777216 words 16777216 words 16777216 words 16777216 words 16777216 words 16777216 words 16777216 words 16777216 words 16777216 words
字数代码 16000000 16000000 16000000 16000000 16000000 16000000 16000000 16000000 16000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 16MX72 16MX72 16MX72 16MX72 16MX72 16MX72 16MX72 16MX72 16MX72
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
封装代码 DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM
封装等效代码 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
峰值回流温度(摄氏度) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
电源 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 4096 4096 4096 4096 4096 4096 4096 4096 4096
自我刷新 YES YES YES YES YES YES YES YES YES
最大待机电流 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A
最大压摆率 2.08 mA 2.08 mA 1.76 mA 2.08 mA 2.08 mA 2.4 mA 2.08 mA 1.76 mA 2.08 mA
最大供电电压 (Vsup) 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
最小供电电压 (Vsup) 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V
标称供电电压 (Vsup) 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
表面贴装 NO NO NO NO NO NO NO NO NO
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
端子节距 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
国六OBD排放终端H6S远程在线监测生产测试工具
国六OBD排放终端H6S远程在线监测生产测试工具注意事项 ◆ 串口波特率为 115200; ◆ 该工具仅支持 H6x 系列产品的测试; ◆ 接入设备操作顺序:“打开串口” -> “通电&r ......
suruide 下载中心专版
基于MicroBlaze SOPC 设计--开篇
学习SOPC,需要花费大量的时间 ,设计算法、语言、软硬件以及TOOL的使用~目前Altera 首推的是NIOS II 软核处理器,以及最近推出的SOC FPGA。与之对应的是xilinx的MicroBlaze 以及7系列的FPGA。 ......
phdwong FPGA/CPLD
晒晒今天收到的EE的礼物
谢谢EE,谢谢MYLOVE 107531 107532 107533...
dontium 聊聊、笑笑、闹闹
PC上位机与台达plc的通讯
求教:以前一直没有接触过plc,现在有个项目需要用pc上位机控制台达plc,不知道如何入手写通信和控制语句,请各位大侠赐教。 1.请问台达plc有api接口函数吗(如同西门子mpi) 2.如何通信和操 ......
taotao39329112 嵌入式系统
淺析android下如何通過jni監控wifi網絡連接、dhcpcd執行和power電源控制
轉載的:http://blog.chinaunix.net/u1/38994/showart_1274854.html   淺析android下如何通過jni監控wifi網絡連接、dhcpcd執行和power電源控制   ==================================== ......
Wince.Android 嵌入式系统
如何把flash中的程序搬迁到RAM中
本帖最后由 dontium 于 2015-1-23 13:23 编辑 1具体问题就是在引导时把flash中的程序搬迁到RAM中,究竟具体怎么搞啊.最好能给点代码看看. 2假如我已经把程序从flash搬到ram后,系统如何判断 ......
bangchuI 模拟与混合信号

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1500  1243  708  733  1267  41  44  36  10  8 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved