
AND-OR Gate 1-Element 3-IN CMOS 6-Pin DSBGA T/R
| 参数名称 | 属性值 |
| 欧盟限制某些有害物质的使用 | Compliant |
| ECCN (US) | EAR99 |
| Part Status | Active |
| HTS | 8542.39.00.01 |
| Logic Family | LVC |
| Logic Function | AND-OR |
| Number of Elements per Chip | 1 |
| Number of Element Inputs | 3-IN |
| Number of Output Enables per Element | 0 |
| Number of Selection Inputs per Element | 0 |
| Number of Element Outputs | 1 |
| Maximum Propagation Delay Time @ Maximum CL (ns) | 4@5V|5.9@3.3V |
| Absolute Propagation Delay Time (ns) | 17.5 |
| Process Technology | CMOS |
| 输出类型 Output Type | Push-Pull |
| Maximum Low Level Output Current (mA) | 32 |
| Maximum High Level Output Current (mA) | -32 |
| Minimum Operating Supply Voltage (V) | 1.65 |
| Typical Operating Supply Voltage (V) | 1.8|2.5|3.3|5 |
| Maximum Operating Supply Voltage (V) | 5.5 |
| Maximum Quiescent Current (uA) | 10 |
| Propagation Delay Test Condition (pF) | 50 |
| Minimum Operating Temperature (°C) | -40 |
| Maximum Operating Temperature (°C) | 85 |
| Supplier Temperature Grade | Commercial |
| 系列 Packaging | Tape and Reel |
| Standard Package Name | BGA |
| Supplier Package | DSBGA |
| Pin Count | 6 |
| Mounting | Surface Mount |
| Package Height | 0.31(Max) |
| Package Length | 1.42(Max) |
| Package Width | 0.92(Max) |
| PCB changed | 6 |
| Lead Shape | Ball |
电子工程世界版权所有
京B2-20211791
京ICP备10001474号-1
电信业务审批[2006]字第258号函
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved