UNISONIC TECHNOLOGIES CO., LTD
UR6515A
3A DDR BUS TERMINATION
REGULATOR
DESCRIPTION
The
UR6515A
is a linear regulator providing up to 3A
transient peak current sourcing and sinking capability for DDR
SDRAM bus terminator applications while regulating an output
voltage to within 40mV. It contains a high speed operational amplifier
which provides fast load transient response and only requires 10uF
of ceramic output capacitance.
The
UR6515A
output termination voltage tracks the reference
voltage applied at V
REF
pin. A resistor divider connected to V
IN
, GND
and V
REF
pins is used to force the reference voltage to V
REF
pin.
Additional features include current limiting protection and thermal
shutdown protection.
1
LINEAR INTEGRATED CIRCUIT
TO-252-5
1
TO-263-5
FEATURES
*DDR1/ DDR2 termination voltage applications
*Low output voltage offset within 20mV
*Source and sink 3A peak current
*Adjustable output voltage by external resistors
*Integrated power MOS devices
*Suspend to RAM(STR) functionality
*Current Limiting Protection
*Thermal Shutdown Protection
*Cost-effective and easy to use
ORDERING INFORMATION
Ordering Number
Lead Free
UR6515L-TN5-R
UR6515L-TQ5-R
UR6515L-TQ5-T
Halogen Free
UR6515G-TN5-R
UR6515G-TQ5-R
UR6515G-TQ5-T
Package
TO-252-5
TO-263-5
TO-263-5
Packing
Tape Reel
Tape Reel
Tube
www.unisonic.com.tw
Copyright © 2011 Unisonic Technologies Co., Ltd
1 of 9
QW-R102-044.A
UR6515A
PIN CONFIGURATIONS
LINEAR INTEGRATED CIRCUIT
PIN DESCRIPTION
PIN NAME
VIN
GND
VCNTL
VREF
VOUT
PIN TYPE
I
O
I
I
O
PIN DESCRIPTION
Power supply pin for the VOUT output
Ground pin
Power supply pin for the internal control circuits
Reference voltage input and active-low shutdown control pin
Output voltage pin
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
2 of 9
QW-R102-044.A
UR6515A
BLOCK DIAGRAM
LINEAR INTEGRATED CIRCUIT
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
3 of 9
QW-R102-044.A
UR6515A
LINEAR INTEGRATED CIRCUIT
ABSOLUTE MAXIMUM RATING
(unless otherwise specified)
PARAMETER
SYMBOL
RATINGS
UNIT
V
CNTL
Control Voltage
V
CNTL
7
V
V
IN
Supply Voltage
V
IN
7
V
TO-252-5
1.471
Power Dissipation (Ta=25°C)
P
D
W
TO-263-5
1.923
Junction Temperature
T
J
125
°C
Storage Temperature
T
STG
-65 ~ +150
°C
Note:
Absolute maximum ratings are those values beyond which the device could be permanently damaged.
Absolute maximum ratings are stress ratings only and functional device operation is not implied.
THERMAL DATA
PARAMETER
SYMBOL
RATINGS
UNIT
TO-252-5
68
Junction to Ambient (Note 1)
θ
JA
°C/W
TO-263-5
52
TO-252-5
8
Junction to Case
θ
JC
°C/W
TO-263-5
7.7
Note: 1.
θ
JA
is measured in the natural convection at Ta = 25°C on a high effective thermal conductivity test board of
JEDEC 51-7 thermal measurement standard
RECOMMENDED OPERATING CONDITIONS
(Note 1)
PARAMETER
SYMBOL
RATINGS
V
CNTL
Control Voltage
V
CNTL
5 or 3 ± 5%
V
IN
Supply Voltage
V
IN
2.5~1.5 ± 3%
V
REF
Input Voltage
V
REF
1.25~0.75 ± 3%
Junction Temperature
T
J
-40~+125
Notes: 1.
All voltage values are with respect to the network ground terminal unless otherwise noted.
2.
The VOUT tracks the VREF with additional voltage offset and load regulation.
UNIT
V
V
V
°C
ELECTRICAL CHARACTERISTICS
(Ta=25°C, unless otherwise specified)
(V
IN
=2.5V/1.8V, V
CNTL
=3.3V, V
REF
=1.25V/0.9V, C
OUT
= 10µF (Ceramic))
PARAMETER
SYMBOL
TEST CONDITIONS
INPUT CURRENT
Operation Current of V
CNTL
I
CNTL
I
OUT
=0A
Standby Current
I
STB
V
REF
<0.2V, R
LOAD
=180Ω
OUTPUT VOLTAGE (DDR/DDR II/DDR III)
Output Voltage Offset (V
REF
-V
OUT
)
V
OS
I
OUT
=0A
Load Regulation(DDR1/2)
ΔV
LOAD
I
OUT
=±1.5A
PROTECTION
Current Limit
I
LIMIT
V
IN
=2.5V/1.8V
Thermal Shutdown Temperature
T
SD
V
CNTL
=3.3V~5V
Thermal Shutdown Hysteresis
ΔT
SD
V
CNTL
=3.3V~5V
V
REF
Shutdown
V
IH
Enable
Shutdown Threshold
V
IL
Shutdown
MIN
TYP
1
50
-20
0.8/1.2
3
125
MAX
2.5
90
20
2/3
UNIT
mA
μA
mV
%
A
°C
°C
V
V
150
50
0.8
0.2
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
4 of 9
QW-R102-044.A
UR6515A
TYPICAL APPLICATIONS CIRCUITS
LINEAR INTEGRATED CIRCUIT
3.3V
V
OUT
V
OUT
5
C
OUT
V
REF
4
C
SS
V
CNTL
3
C
CNTL
GND 2
V
IN
1
R1
R2
C
IN
2.5V/1.8V
Enable
R1=R2=100KΩ, C
OUT
=10μF(Ceramic)+1000μF under the worst case testing condition
C
SS
=1μF, C
IN
=470μF(Low ESR), C
CNT
L=47μF
R
2
V
REF
=
V
IN
( V )
, V
OUT
track V
REF
R
1
+ R
2
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
5 of 9
QW-R102-044.A
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
