电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

RD04HMS2

产品描述RoHS Compliance, Silicon MOSFET Power Transistor, 175MHz, 950MHz, 4W
文件大小1MB,共20页
制造商Mitsubishi(日本三菱)
官网地址http://www.mitsubishielectric.com/semiconductors/
下载文档 全文预览

RD04HMS2概述

RoHS Compliance, Silicon MOSFET Power Transistor, 175MHz, 950MHz, 4W

文档预览

下载PDF文档
Silicon RF Power Semiconductors
ELECTROSTATIC SENSITIVE DEVICE
OBSERVE HANDLING PRECAUTIONS
RD04HMS2
6.0+/-0.15
0.2+/-0.05
RoHS Compliance, Silicon MOSFET Power Transistor, 175MHz, 950MHz, 4W
DESCRIPTION
RD04HMS2 is MOS FET type transistor specifically
designed for VHF/UHF/890-950MHz RF power
amplifiers applications.
OUTLINE DRAWING
1
4.9+/-0.15
1.0+/-0.05
FEATURES
1. High Power gain and High Efficiency
Pout=5.0Wtyp., Gp=14dBtyp.
Drain Effi.=53%typ.
@Vds=12.5V, Pin=0.2W, f=950MHz
2. Integrated gate protection diode
2
3
(0.25)
(0.25)
INDEX MARK
(Gate)
0.2+/-0.05
For output stage of high power amplifiers in VHF/
UHF/890-950MHz band mobile radio sets.
0.9+/-0.1
APPLICATION
Terminal No.
1.Drain (output)
2.Source (GND)
3.Gate (input)
Note
( ):center value
UNIT:mm
RoHS COMPLIANT
RD04HMS2 is a RoHS compliant product. RoHS compliance is indicating by the letter “G” after the Lot Marking.
This product includes the lead in high melting temperature type solders.
However, it is applicable to the following exceptions of RoHS Directions.
1. Lead in high melting temperature type solders (i.e. tin-lead solder alloys containing more than85% lead.)
ABSOLUTE MAXIMUM RATINGS (Tc=25°C
UNLESS OTHERWISE NOTED)
SYMBOL
VDSS
VGSS
Pch
Pin
ID
Tch
Tstg
Rth j-c
PARAMETER
Drain to Source Voltage
Gate to Source Voltage
Channel Dissipation
Input Power
Drain Current
Junction Temperature
Storage Temperature
Thermal Resistance
CONDITIONS
Vgs=0V
Vds=0V
Tc=25°C
Zg=Zl=50
-
-
-
Junction to Case
RATINGS
40
-5/+10
50
0.7
3
150
-40 to +125
2.5
UNIT
V
V
W
W
A
°C
°C
°C/W
Note: Above parameters are guaranteed independently.
ELECTRICAL CHARACTERISTICS (Tc=25°C,
UNLESS OTHERWISE NOTED)
SYMBOL
I
DSS
I
GSS
V
TH
Pout1
D1
Pout2
D2
PARAMETER
Zero Gate Voltage Drain Current
Gate to Source Leak Current
Gate Threshold Voltage
Output power
Drain Efficiency
Output Power
Drain Efficiency
CONDITIONS
V
DS
=37V, V
GS
=0V
V
GS
=10V, V
DS
=0V
V
DS
=12V, I
DS
=1mA
f=950MHz*,V
DS
=12.5V,
Pin=0.2W, Idq=0.1A
f=175MHz**,V
DS
=12.5V,
Pin=0.2W, Idq=0.1A
V
DS
=15.2V, Po=4W(Pin:Control)
f=135MHz, Idq=0.1A, Zg=50
Zl=All phase
LIMITS
MIN TYP MAX.
-
-
5
-
-
2.5
1.6
-
2.6
-
5.0
-
-
58
-
-
5.5
-
-
73
-
20:1
-
-
UNIT
μA
μA
V
W
%
W
%
VSWR
VSWRT Load VSWR Tolerance
Note: Above parameters, ratings, limits and conditions are subject to change.
* In Mitsubishi 890-950MHz Evaluation Board ** In Mitsubishi VHF Evaluation Board
RD04HMS2
7 Feb 2011
1/20
(0.22)
3.5+/-0.05
2.0+/-0.05
(0.22)
4.6+/-0.05
3.3+/-0.05
0.8+/-0.05

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2355  1881  902  1572  1922  33  6  57  41  5 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved