DATA SHEET
NEC's 1 W
UPG2030TK
ULTRA SMALL SPDT SWITCH
FEATURES
•
SWITCH CONTROL VOLTAGE:
V
cont (H)
= 2.7 to 3.0 V (2.8 V TYP.)
V
cont (L)
=
−0.2
to +0.2 V (0 V TYP.)
•
LOW INSERTION LOSS:
0.25 dB TYP. @ 0.5 to 1.0 GHz
0.30 dB TYP. @ 1.0 to 2.0 GHz
0.35 dB TYP. @ 2.0 to 2.5 GHz
• HIGH ISOLATION:
27 dB TYP. @ 0.5 to 2.0 GHz
24 dB TYP. @ 2.0 to 2.5 GHz
• POWER HANDLING:
P
in (0.1 dB)
= +27.0 dBm TYP. @ 2.0 GHz, V
cont
= 2.8 V/0 V
P
in (1 dB)
= +30.0 dBm TYP. @ 2.0 GHz, V
cont
= 2.8 V/0 V
(Reference value)
• HIGH-DENSITY SURFACE MOUNTING:
6-pin minimold package (1.5
×
1.1
×
0.55 mm)
• PB-FREE
This device is housed in a 6-pin low profile, Pb-Free
minimold package and this package is also suitable for
high-density surface mounting.
This device has low insertion loss and high isolation, and
can operate from 0.5 to 3 GHz at 2.7 to 3.0 V.
DESCRIPTION
NEC's UPG2030TK is a GaAs MMIC L, S-band SPDT
(Single Pole Double Throw) switch for mobile phone and L,
S-band applications.
APPLICATIONS
• CELLULAR AND CORDLESS HANDSETS
• PCS, BLUETOOTH™, WLAN, AND WLL
• SHORT RANGE WIRELESS
ORDERING INFORMATION
PART NUMBER
UPG2030TK-E2-A
PACKAGE
6-pin lead-less minimold (1511)
MARKING
G3R
SUPPLYING FORM
•
Embossed tape 8 mm wide
•
Pin 1, 6 face the perforation side of the tape
•
Qty 5 kpcs/reel
Remark
To order evaluation samples, contact your nearby sales office.
Part number for sample order: UPG2030TK-A
California Eastern Laboratories
UPG2030TK
PIN CONNECTIONS AND INTERNAL BLOCK DIAGRAM
(Top View)
1
2
3
6
5
4
1
2
3
(Top View)
6
5
4
6
5
4
(Bottom View)
1
2
3
PIN NO.
1
2
3
4
5
6
PIN NAME
OUTPUT1
GND
OUTPUT2
V
cont2
INPUT
V
cont1
TRUTH TABLE
V
CONT1
Low
High
V
CONT2
High
Low
INPUT−OUTPUT1
ON
OFF
INPUT−OUTPUT2
OFF
ON
ABSOLUTE MAXIMUM RATINGS
(T
A
=+25ºC, unless otherwise specified)
PARAMETER
Switch Control Voltage
Input Power
Operating Ambient Temperature
Storage Temperature
SYMBOL
V
cont
P
in
T
A
T
stg
RATINGS
6.0
+33
−45
to +85
−55
to +150
UNIT
V
dBm
°C
°C
RECOMMENDED OPERATING RANGE
(T
A
=+25ºC, unless otherwise specified)
PARAMETER
Switch Control Voltage (H)
Switch Control Voltage (L)
SYMBOL
V
cont (H)
V
cont (L
)
MIN.
2.7
−0.2
TYP.
2.8
0
MAX.
3.0
0.2
UNIT
V
V
G3R
UPG2030TK
ELECTRICAL CHARACTERISTICS
(T
A
= +25°C, V
cont
= 2.8V/0 V , DC blocking capacotors = 56 pF, unless otherwise specified)
PARAMETER
Insertion Loss 1
Insertion Loss 2
Insertion Loss 3
Isolation 1
Isolation 2
Input Return Loss
Output Return Loss
0.1 dB Gain Compression
Input Power
Note
Switch Control Current
Switch Control Speed
SYMBOL
L
INS1
L
INS2
L
INS3
ISL
1
ISL
2
RL
in
RL
out
P
in (0.1 dB)
TEST CONDITIONS
f = 0.5 to 1.0 GHz
f = 1.0 to 2.0 GHz
f = 2.0 to 2.5 GHz
f = 0.5 to 2.0 GHz
f = 2.0 to 2.5 GHz
f = 0.5 to 2.5 GHz
f = 0.5 to 2.5 GHz
f = 2.0 GHz
f = 2.5 GHz
I
cont
t
SW
No signal
MIN.
−
−
−
23
20
15
15
+25.5
+25.5
−
−
TYP.
0.25
0.30
0.35
27
24
20
20
+27.0
+27.0
4
50
MAX.
0.45
0.50
0.55
−
−
−
−
−
−
20
500
UNIT
dB
dB
dB
dB
dB
dB
dB
dBm
dBm
μA
ns
Notes
P
in (0.1 dB)
is the measured input power level when the insertion loss increases 0.1 dB more
than that of linear range.
STANDARD CHARACTERISTICS FOR REFERENCE
(T
A
= +25°C, V
cont
= 2.8 V/0 V, DC blocking capacitors = 56 pF, unless otherwise specified)
PARAMETER
1 dB Gain Compression
Input Power
Note
SYMBOL
P
in (1 dB)
TEST CONDITIONS
f = 2.0 GHz
MIN.
−
TYP.
+30.0
MAX.
−
UNIT
dBm
Notes
P
in (1 dB)
is the measured input power level when the insertion loss increases 1 dB more
than that of linear range.
Caution It is necessary to use DC blocking capacitors with this device.
The value of DC blocking capacitors should be chosen to accommodate the frequency of operation, bandwidth,
switching speed and the condition with the actual board of your system. The range of recommended
DC blocking capacitor value is less than 100 pF for frequencies above 0.5 GHz, and 1,000 pF for frequencies
below 0.5 GHz.
UPG2030TK
EVALUATION CIRCUIT
(V
cont
= 2.8 V/0 V, DC blocking capacitors = 56 pF)
V
cont1
INPUT
V
cont2
56 pF
1000 pF
6
5
4
1000 pF
1
2
3
56 pF
56 pF
OUTPUT1
OUTPUT2
The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.
UPG2030TK
ILLUSTRATION OF THE TEST CIRCUIT ASSEMBLED ON EVALUATION BOARD
USING THE NEC EVALUATION BOARD
SYMBOL
C1, C2, C3
C4, C5
VALUES
56 pF
1000 pF
G3R
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
