SiC762CD
Vishay Siliconix
Integrated DrMOS Power Stage
DESCRIPTION
The SiC762CD is an integrated solution that contains PWM
optimized n-channel MOSFETs (high side and low side) and
a full featured MOSFET driver IC. The device complies with
the Intel DrMOS standard for desktop and server V
core
power
stages. The SiC762CD delivers up to 35 A continuous output
current and operates from an input voltage range of 3 V to
27 V. The integrated MOSFETs are optimized for output
voltages in the ranges of 0.8 V to 2.0 V with a nominal input
voltage of 24 V. The device can also deliver very high power
at 5 V output for ASIC applications.
The SiC762CD incorporates an advanced MOSFET gate
driver IC. This IC accepts a single PWM input from the V
R
controller and converts it into the high side and low side
MOSFET gate drive signals. The driver IC is designed to
implement the skip mode (SMOD) function for light load
efficiency improvement. Adaptive dead time control also
works to improve efficiency at all load points. The SiC762CD
has a thermal warning (THDN) that alerts the system of
excessive junction temperature. The driver IC includes an
enable pin, UVLO and shoot through protection.
The SiC762CD is optimized for high frequency buck
applications. Operating frequencies in excess of 1 MHz can
easily be achieved.
The SiC762CD is packaged in Vishay Siliconix high
performance PowerPAK MLP6 x 6 package. Compact
co-packaging of components helps to reduce stray
inductance, and hence increases efficiency.
•
FEATURES
• Integrated Gen III MOSFETs and DrMOS
compliant gate driver IC
• Enables V
core
switching at 1 MHz
• Easily achieve > 90 % efficiency in multi-phase,
low output voltage solutions
• Low ringing on the VSWH pin reduces EMI
• Pin compatible with DrMOS 6 x 6 version 3.0
• Tri-state PWM input function prevents negative output
voltage swing
• 5 V logic levels on PWM
• MOSFET threshold voltage optimized for 5 V driver bias
supply
• Automatic skip mode operation (SMOD) for light load
efficiency
• Under-voltage lockout
• Built-in bootstrap schottky diode
• Adaptive deadtime and shoot through protection
• Thermal shutdown warning flag
• Low profile, thermally enhanced PowerPAK
®
MLP 6 x 6
40 pin package
• Halogen-free according to IEC 61249-2-21 definition
•
Compliant to RoHS directive 2002/95/EC
APPLICATIONS
• CPU and GPU core voltage regulation
• Server, computer, workstation, game console, graphics
boards, PC
SIC762CD APPLICATION DIAGRAMM
5
V
VDRV
GH
V
IN
V
IN
V
CIN
SMOD
Gate Driver
DSBL#
PWM
PWM
THDN
Controller
BOOT
V
SWH
PHASE
V
O
SiC762CD
P
GND
C
GND
Figure 1
Document Number: 65727
S10-0275-Rev. A, 08-Feb-10
www.vishay.com
1
GL
SiC762CD
Vishay Siliconix
ORDERING INFORMATION
Part Number
SiC762CD-T1-GE3
SiC762DB
Package
PowerPAK MLP66-40
Reference board
ABSOLUTE MAXIMUM RATINGS
T
A
= 25 °C, unless otherwise noted
Parameter
Input Voltage
Switch Node Voltage (DC)
Drive Input Voltage
Control Input Voltage
Logic Pins
Boot Voltage DC (referenced to C
GND
)
Boot to Phase Voltage DC
Boot to Phase Voltage < 200 ns
Ambient Temperature Range
Maximum Junction Temperature
Storage Junction Temperature
Symbol
V
IN
V
SW
V
DRV
V
CIN
V
PWM
, V
DSBL#
,
V
THDN
, V
SMOD
V
BS
V
BS_PH
T
A
T
J
T
STG
- 65
Min.
- 0.3
- 0.3
- 0.3
- 0.3
- 0.3
- 0.3
- 0.3
- 0.3
- 40
Max.
30
30
7.0
7.0
V
CIN
+ 0.3
33
7
9
125
150
150
260
°C
V
Unit
Soldering Peak Temperature
Note:
a. T
A
= 25 °C and all voltages referenced to P
GND
= C
GND
unless otherwise noted.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is
not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
Parameter
Input Voltage
Control Input Voltage
Drive Input Voltage
Switch Node
Symbol
V
IN
V
CIN
V
DRV
V
SW_DC
Min.
3.0
4.5
4.5
12
Typ.
12
Max.
24
5.5
5.5
24
V
Unit
Note:
a. Recommended operating conditions are specified over the entire temperature range, and all voltages referenced to P
GND
= C
GND
unless
otherwise noted.
THERMAL RESISTANCE RATINGS
Parameter
Maximum Power Dissipation at T
PCB
= 25 °C
Maximum Power Dissipation at T
PCB
= 100 °C
Thermal Resistance from Junction to Top
Thermal Resistance from Junction to PCB
Symbol
P
D_25C
P
D_100C
R
th_J_TOP
R
th_J_PCB
Typ.
Max.
25
10
15
5
Unit
W
°C/W
www.vishay.com
2
Document Number: 65727
S10-0275-Rev. A, 08-Feb-10
SiC762CD
Vishay Siliconix
ELECTRICAL SPECIFICATIONS
Test Conditions Unless Specified
V
DSBL#
= V
SMOD
= 5 V,
V
IN
= 12 V, V
VDRV
= V
VCIN
= 5 V,
T
A
= 25 °C
V
DSBL#
= 0 V, no switching
V
CIN
Control Input Current
I
VCIN
V
DSBL#
= 5 V, no switching
V
DSBL#
= 5 V, f
s
= 300 kHz, D = 0.1
Drive Input Current (Dynamic)
Bootstrap Supply
Bootstrap Switch Forward Voltage
Control Inputs (PWM, DSBL#, SMOD)
PWM Rising Threshold
PWM Falling Threshold
PWM Tristate Rising Threshold
PWM Tristate Falling Threshold
PWM Tristate Rising Threshold Hysteresis
PWM Tristate Falling Threshold Hysteresis
Tristate Hold-Off Time
b
PWM Input Current
SMOD, DSBL# Logic Input Voltage
Pull Down Impedance
THDN Output Low
Protection
Thermal Warning Flag Set
Thermal Warning Flag Clear
Thermal Warning Flag Hysteresis
Under Voltage Lockout V
CIN
Under Voltage Lockout V
CIN
Under Voltage Lockout Hysteresis V
CIN
High Side Gate Discharge Resistor
b
Parameter
Power Supplies
Symbol
Min.
Typ.
a
21
350
500
14
40
0.60
Max.
Unit
µA
18
54
0.75
4.2
1.2
1.8
4.0
mV
ns
µA
V
Ω
V
V
I
VDRV
f
s
= 300 kHz, D = 0.1
f
s
= 1000 kHz, D = 0.1
V
VCIN
= 5 V, forward bias current 2 mA
3.5
0.8
0.9
3.4
mA
V
BS Diode
V
th_pwm_r
V
th_pwm_f
V
th_tri_r
V
th_tri_f
V
hys_tri_r
V
hys_tri_f
t
TSHO
I
PWM
V
LOGIC_LH
V
LOGIC_LH
R
THDN
V
THDNL
V
3.9
1.0
1.3
3.7
280
180
150
V
PWM
= 5 V
V
PWM
= 0 V
Rising (low to high)
Falling (high to low)
5 kΩ resistor pull-up to V
CIN
2.0
250
- 250
0.8
40
0.04
150
135
15
°C
3.9
V
UVLO
V
UVLO_HYST
R
HS_DSCRG
Rising, on threshold
Falling, off threshold
V
VDRV
= V
VCIN
= 0 V; V
IN
= 12 V
2.3
3.3
2.95
400
20.2
V
mV
kΩ
Notes:
a. Typical limits are established by characterization and are not production tested.
b. Guaranteed by design.
Document Number: 65727
S10-0275-Rev. A, 08-Feb-10
www.vishay.com
3
SiC762CD
Vishay Siliconix
TIMING SPECIFICATIONS
Test Conditions Unless Specified
V
VDRV
= V
VCIN
= V
DSBL#
= 5 V,
V
VIN
= 12 V, T
A
= 25 °C
25 % of PWM to 90 % of GH
10 % to 90 % of GH
90 % to 10 % of GH
75 % of PWM to 90 % of GL
10 % to 90 % of GL
90 % to 10 % of GL
10 % of GL to 10 % of GH
10 % of GH to 10 % of GL
10
Parameter
Turn Off Propagation Delay
High Side
a
Rise Time High Side
Fall Time High Side
Turn Off Propagation Delay
Low Side
a
Rise Time Low Side
Fall Time Low Side
Dead Time Rising
Dead Time Falling
Symbol
t
d_off_HS
t
r_HS
t
f_HS
t
d_off_LS
t
r_LS
t
f_LS
t
dead_on
t
dead_off
Min.
10
Typ.
20
10
8
37
6
5
27
19
Max.
35
Unit
45
ns
Note:
a. Min. and Max. are not 100 % production tested.
TIMING DEFINITIONS
PWM
75
%
25
%
GH
90
%
GL
10
%
SW
10
%
90
%
1 2 3 4
5 6
7
8
Region
1
2
3
4
5
6
7
8
Definition
Turn off propagation delay LS
Fall time LS
Dead time rising
Rise time HS
Turn off propagation delay HS
Fall time HS
Dead time falling
Rise time LS
Symbol
t
d_off_LS
t
f_LS
t
dead_on
t
r_HS
t
d_off_HS
t
f_HS
t
dead_off
t
r_LS
Note:
GH is referenced to the high side source. GL is referenced to the low side source.
www.vishay.com
4
Document Number: 65727
S10-0275-Rev. A, 08-Feb-10
SiC762CD
Vishay Siliconix
SIC762CD BLOCK DIAGRAM
V
DRV
V
CIN
GH
UVLO
V
IN
BOOT
DSBL#
Thermal
Warning
PHASE
THDN
AST CNTL
DCM DETECT
VSWH
PWM
Tristate
PWM
SMOD
P
GND
C
GND
GL
Figure 2
DETAILED OPERATIONAL DESCRIPTION
PWM Input with Tristate Function
The PWM input receives the PWM control signal from the V
R
controller IC. The PWM input is designed to be compatible
with standard controllers using two state logic (H and L) and
advanced controllers that incorporate Tristate logic (H, L and
Tristate) on the PWM output. For two state logic, the PWM
input operates as follows. When PWM is driven above
V
th_pwm_r
the low side is turned off and the high side is turned
on. When PWM input is driven below V
th_pwm_f
the high side
turns off and the Low side turns on. For Tristate logic, the
PWM input operates as above for driving the MOSFETs.
However, there is an third state that is entered into as the
PWM output of Tristate compatible controller enters its high
impedance state during shut-down. The high impedance
state of the controller's PWM output allows the SiC762CD to
pull the PWM input into the Tristate region (see the Tristate
Voltage Threshold Diagram below). If the PWM input stays in
this region for the Tristate Hold-Off Period, t
TSHO
, both high
side and low side MOSFETs are turned off. This function
allows the V
R
phase to be disabled without negative output
voltage swing caused by inductor ringing and saves a
Schottky diode clamp. The PWM and Tristate regions are
separated by hysteresis to prevent false triggering. The
SiC762CD incorporates PWM voltage thresholds that are
compatible with 5 V logic.
Disable (DSBL#)
In the low state, the DSBL# pin shuts down the driver IC and
disables both high-side and low-side MOSFET. In this state,
the standby current is minimized. If DSBL# is left
unconnected an internal pull-down resistor will pull the pin
down to C
GND
and shut down the IC.
Document Number: 65727
S10-0275-Rev. A, 08-Feb-10
Diode Emulation Mode (SMOD) Skip Mode
When SMOD pin is low the diode emulation mode is enabled.
This is a non-synchronous conversion mode that improves
light load efficiency by reducing switching losses. Conducted
losses that occur in synchronous buck regulators when
inductor current is negative are also reduced. Circuitry in the
gate drive IC detects when inductor current crosses zero and
automatically stops switching the low side MOSFET. See
SMOD Operation Diagram for additional details. This
function can also be used for a pre-biased output voltage. If
SMOD is left unconnected, an internal pull up resistor will pull
the pin up to V
CIN
(Logic High) to disable the diode emulation
function.
Thermal Shutdown Warning (THDN)
The THDN pin is an open drain signal that flags the presence
of excessive junction temperature. Connect a maximum of
20 kΩ to pull this pin up to V
CIN
. An internal temperature
sensor detects the junction temperature. The temperature
threshold is 150 °C. When this junction temperature is
exceeded the THDN flag is set. When the junction
temperature drops below 135 °C the device will clear the
THDN signal. The SiC762CD does not stop operation when
the flag is set. The decision to shutdown must be made by an
external thermal control function.
Voltage Input (V
IN
)
This is the power input to the drain of the high-side Power
MOSFET. This pin is connected to the high power
intermediate BUS rail.
Switch Node (V
SWH
and PHASE)
The Switch node V
SWH
is the circuit PWM regulated output.
This is the output applied to the filter circuit to deliver the
www.vishay.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
