TS80C51RA2/RD2
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
High Performance 8-bit Microcontrollers
1. Description
Atmel Wireless & Microcontrollers TS80C51Rx2 is high
performance CMOS ROM, OTP, EPROM and ROMless
versions of the 80C51 CMOS single chip 8-bit
microcontroller.
The TS80C51Rx2 retains all features of the 80C51 with
extended ROM/EPROM capacity (16/32/64 Kbytes), 256
bytes of internal RAM, a 7-source , 4-level interrupt
system, an on-chip oscilator and three timer/counters.
In addition, the TS80C51Rx2 has a Programmable
Counter Array, an XRAM of 256 or 768 bytes, a
Hardware Watchdog Timer, a more versatile serial
channel that facilitates multiprocessor communication
(EUART) and a X2 speed improvement mechanism.
The fully static design of the TS80C51Rx2 allows to
reduce system power consumption by bringing the clock
frequency down to any value, even DC, without loss of
data.
The TS80C51Rx2 has 2 software-selectable modes of
reduced activity for further reduction in power
consumption. In the idle mode the CPU is frozen while
the timers, the serial port and the interrupt system are still
operating. In the power-down mode the RAM is saved
and all other functions are inoperative.
2. Features
•
80C52 Compatible
•
8051 pin and instruction compatible
•
Four 8-bit I/O ports
•
Three 16-bit timer/counters
•
256 bytes scratchpad RAM
•
High-Speed Architecture
•
40 MHz @ 5V, 30MHz @ 3V
•
X2 Speed Improvement capability (6 clocks/
machine cycle)
30 MHz @ 5V, 20 MHz @ 3V (Equivalent to
60 MHz @ 5V, 40 MHz @ 3V)
•
Dual Data Pointer
•
Hardware Watchdog Timer (One-time enabled with
Reset-Out)
•
2 extra 8-bit I/O ports available on RD2 with high
pin count packages
•
Asynchronous port reset
•
Interrupt Structure with
•
7 Interrupt sources,
•
4 level priority interrupt system
•
Full duplex Enhanced UART
•
Framing error detection
•
Automatic address recognition
•
Low EMI (inhibit ALE)
•
On-chip ROM/EPROM (16K-bytes, 32K-bytes, 64K-
bytes)
•
Power Control modes
•
Idle mode
•
Power-down mode
•
Power-off Flag
•
Once mode (On-chip Emulation)
•
On-chip eXpanded RAM (XRAM) (256 or 768 bytes)
•
Programmable Clock Out and Up/Down Timer/
Counter 2
•
Programmable Counter Array with
•
•
•
•
High Speed Output,
Compare / Capture,
Pulse Width Modulator,
Watchdog Timer Capabilities
•
Power supply: 4.5-5V, 2.7-5.5V
•
Temperature ranges: Commercial (0 to 70
o
C) and
Industrial (-40 to 85
o
C)
•
Packages: PDIL40, PLCC44, VQFP44 1.4, CQPJ44
(window), CDIL40 (window), PLCC68, VQFP64
1.4, JLCC68 (window)
Rev. C - 06 March, 2001
1
TS80C51RA2/RD2
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
4. SFR Mapping
The Special Function Registers (SFRs) of the TS80C51Rx2 fall into the following categories:
•
•
•
•
•
C51 core registers: ACC, B, DPH, DPL, PSW, SP, AUXR1
I/O port registers: P0, P1, P2, P3, P4, P5
Timer registers: T2CON, T2MOD, TCON, TH0, TH1, TH2, TMOD, TL0, TL1, TL2, RCAP2L, RCAP2H
Serial I/O port registers: SADDR, SADEN, SBUF, SCON
Power and clock control registers: PCON
•
HDW Watchdog Timer Reset: WDTRST, WDTPRG
•
PCA registers: CL, CH, CCAPiL, CCAPiH, CCON, CMOD, CCAPMi
•
Interrupt system registers: IE, IP, IPH
•
Others: AUXR, CKCON
Table 1. All SFRs with their address and their reset value
Bit
addressable
0/8
1/9
CH
0000 0000
B
0000 0000
P5 bit
addressable
1111 1111
ACC
0000 0000
CCON
00X0 0000
PSW
0000 0000
T2CON
0000 0000
P4 bit
addressable
1111 1111
IP
X000 000
P3
1111 1111
IE
0000 0000
P2
1111 1111
SCON
0000 0000
P1
1111 1111
TCON
0000 0000
P0
1111 1111
0/8
TMOD
0000 0000
SP
0000 0111
1/9
TL0
0000 0000
DPL
0000 0000
2/A
TL1
0000 0000
DPH
0000 0000
3/B
4/C
5/D
6/E
TH0
0000 0000
TH1
0000 0000
AUXR
XXXXXX00
CKCON
XXXX XXX0
PCON
00X1 0000
7/F
SBUF
XXXX XXXX
SADDR
0000 0000
AUXR1
XXXX0XX0
WDTRST
XXXX XXXX
WDTPRG
XXXX X000
SADEN
0000 0000
IPH
X000 0000
T2MOD
XXXX XX00
RCAP2L
0000 0000
RCAP2H
0000 0000
TL2
0000 0000
TH2
0000 0000
P5 byte
addressable
1111 1111
CMOD
00XX X000
CCAPM0
X000 0000
CCAPM1
X000 0000
CCAPM2
X000 0000
CCAPM3
X000 0000
CCAPM4
X000 0000
CL
0000 0000
CCAP0L
XXXX XXXX
CCAP1L
XXXX XXXX
CCAPL2L
XXXX XXXX
CCAPL3L
XXXX XXXX
CCAPL4L
XXXX XXXX
2/A
CCAP0H
XXXX XXXX
3/B
CCAP1H
XXXX XXXX
Non Bit addressable
4/C
CCAPL2H
XXXX XXXX
5/D
CCAPL3H
XXXX XXXX
6/E
CCAPL4H
XXXX XXXX
7/F
F8h
F0h
E8h
E0h
D8h
D0h
C8h
C0h
B8h
B0h
A8h
A0h
98h
90h
88h
80h
FFh
F7h
EFh
E7h
DFh
D7h
CFh
C7h
BFh
B7h
AFh
A7h
9Fh
97h
8Fh
87h
reserved
Rev. C - 06 March, 2001
3
综合技术交流
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
