Ceramic transient voltage suppressors
SMD multilayer transient voltage suppressors,
standard series
Series/Type:
Date:
November 2010
© EPCOS AG 2010. Reproduction, publication and dissemination of this publication, enclosures hereto and the
information contained therein without EPCOS' prior express consent is prohibited.
Multilayer varistors (MLVs)
Standard series
EPCOS type designation system for standard series
CT
Construction:
CT Single chip with nickel barrier
termination (AgNiSn)
CN Single chip with silver-palladium
termination (AgPd)
CN...K2 Single chip with silver-platinum
termination (AgPt)
Case sizes:
0201
0402
0603
0805
1206
1210
1812
2220
Tolerance of the varistor voltage:
K
±10%
L
±15%
M
±20%
S Special tolerance
Maximum RMS operating voltage (V
RMS
):
17 17 V
Taping mode:
G 180-mm reel
AgPt termination
0603
K
17
G
K2
Please read
Cautions and warnings
and
Important notes
at the end of this document.
Page 2 of 81
Multilayer varistors (MLVs)
Standard series
Features
ESD acc. to IEC 61000-4-2 level 4
(8 kV contact, 15 kV air discharge)
Surge current up to 1200 A
Bidirectional protection
No derating up to 125°C (for case sizes
≥
0603)
Fast response (< 0.5 ns)
RoHS-compatible
CT version suitable for lead-free soldering
PSpice simulation models available
Applications
ESD protection in mobile phones, cordless phones
and accessories
ESD protection in data bus applications
ESD protection in control electronics, detectors and
sensors, touch screens, plug-in cards, remote
controls
Design
Multilayer technology
Lack of plastic or epoxy encapsulation for
flammability rating better than UL 94 V-0
Termination (see “Soldering directions”):
CT types with nickel barrier terminations (AgNiSn),
recommended for lead-free soldering, and
compatible with tin/lead solder.
CN types with silver-palladium terminations
(AgPd) only suitable for reflow and wave soldering
with solder on tin/lead basis.
CN...K2 types with silver-platinum terminations
(AgPt) suitable for reflow lead-free soldering.
V/I characteristics and derating curves
V/I and derating curves are attached to the data sheet.
The curves are sorted by V
RMS
and then by case size,
which is included in the type designation.
Single chip
Internal circuit
Available case sizes:
EIA
0201
0402
0603
0805
1206
1210
1812
2220
Metric
0603
1005
1608
2012
3216
3225
4532
5750
Please read
Cautions and warnings
and
Important notes
at the end of this document.
Page 3 of 81
Multilayer varistors (MLVs)
Standard series
General technical data
Maximum RMS operating voltage
Maximum DC operating voltage
Maximum surge current
Maximum energy absorption
Maximum power dissipation
Maximum clamping voltage
Operating temperature
Storage temperature
V
RMS,max
V
DC,max
I
surge,max
W
max
P
diss,max
V
clamp,max
T
op
T
op
LCT/UCT
LCT/UCT
4 ... 60
5.5 ... 85
10 ... 1200
7.5 ... 12000
3 ... 20
17 ... 165
40/+85
55/+125
40/+125
55/+150
V
V
A
mJ
mW
V
°C
°C
°C
°C
(8/20 µs)
(2 ms)
(8/20 µs)
for case size 0201, 0402
for case size
≥
0603
for case size 0201, 0402
for case size
≥
0603
Please read
Cautions and warnings
and
Important notes
at the end of this document.
Page 4 of 81
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
