电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

NL37WZ17_12

产品描述Triple Noninverting Schmitt-Trigger Buffer
文件大小106KB,共5页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
下载文档 全文预览

NL37WZ17_12概述

Triple Noninverting Schmitt-Trigger Buffer

文档预览

下载PDF文档
NL37WZ17
Triple Noninverting
Schmitt-Trigger Buffer
The NL37WZ17 is a high performance buffer with Schmitt−Trigger
inputs operating from a 1.65 to 5.5 V supply.
The NL37WZ17 can be used as a line receiver which will receive
slow input signals. The NL37WZ17 is capable of transforming slowly
changing input signals into sharply defined, jitter−free output signals.
In addition, it has a greater noise margin than conventional inverters.
The NL37WZ17 has hysteresis between the positive−going and the
negative−going input thresholds (typically 1.0 V) which is determined
internally by transistor ratios and is essentially insensitive to
temperature and supply voltage variations.
Features
http://onsemi.com
MARKING
DIAGRAM
8
US8
US SUFFIX
CASE 493
1
LX
M
G
= Device Code
= Date Code*
= Pb−Free Package
LX M
G
G
Designed for 1.65 V to 5.5 V V
CC
Operation
Over Voltage Tolerant Inputs and Outputs
LVTTL Compatible
Interface Capability with 5 V TTL Logic
with V
CC
= 3 V
LVCMOS Compatible
24 mA Balanced Output Sink and Source Capability
Near Zero Static Supply Current Substantially Reduces System
Power Requirements
Current Drive Capability is 24 mA at the Outputs
Chip Complexity: FET = 94
These Devices are Pb−Free and are RoHS Compliant
(Note: Microdot may be in either location)
*Date Code orientation may vary depending upon
manufacturing location.
PIN ASSIGNMENT
Pin
1
2
3
Function
IN A1
OUT Y3
IN A2
GND
OUT Y2
IN A3
OUT Y1
V
CC
IN A1
1
8
V
CC
4
5
6
OUT Y3
2
7
OUT Y1
7
8
IN A2
3
6
IN A3
FUNCTION TABLE
A Input
L
H
Y Output
L
H
GND
4
5
OUT Y2
Figure 1. Pinout
ORDERING INFORMATION
Device
Package
US8
(Pb−Free)
Shipping
3000/Tape & Reel
OUT Y1
OUT Y2
OUT Y3
IN A1
IN A2
IN A3
1
1
1
NL37WZ17USG
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
Figure 2. Logic Symbol
©
Semiconductor Components Industries, LLC, 2012
April, 2012
Rev. 7
1
Publication Order Number:
NL37WZ17/D

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 579  485  659  1324  1609  12  10  14  27  33 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved