电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY62187EV30LL-55BAXI_12

产品描述64-Mbit (4 M × 16) Static RAM
文件大小270KB,共15页
制造商Cypress(赛普拉斯)
下载文档 选型对比 全文预览

CY62187EV30LL-55BAXI_12概述

64-Mbit (4 M × 16) Static RAM

文档预览

下载PDF文档
CY62187EV30 MoBL
®
64-Mbit (4 M × 16) Static RAM
shy64-Mbit (4 M × 16) Static RAM
Features
Functional Description
The CY62187EV30 is a high performance CMOS static RAM
organized as 4 M words by 16-bits. This device features
advanced circuit design to provide ultra low active current. It is
ideal for providing More Battery Life (MoBL
®
) in portable
applications such as cellular telephones. The device also has an
automatic power down feature that significantly reduces power
consumption by 99 percent when addresses are not toggling.
The device can also be put into standby mode when deselected
(CE
1
HIGH or CE
2
LOW or both BHE and BLE are HIGH). The
input and output pins (I/O
0
through I/O
15
) are placed in a high
impedance state when: deselected (CE
1
HIGH or CE
2
LOW),
outputs are disabled (OE HIGH), both Byte High Enable and Byte
Low Enable are disabled (BHE, BLE HIGH), or during a write
operation (CE
1
LOW, CE
2
HIGH and WE LOW).
To write to the device, take Chip Enables (CE
1
LOW and CE
2
HIGH) and Write Enable (WE) input LOW. If Byte Low Enable
(BLE) is LOW, then data from I/O pins (I/O
0
through I/O
7
), is
written into the location specified on the address pins (A
0
through
A
21
). If Byte High Enable (BHE) is LOW, then data from I/O pins
(I/O
8
through I/O
15
) is written into the location specified on the
address pins (A
0
through A
21
).
To read from the device, take Chip Enables (CE
1
LOW and CE
2
HIGH) and Output Enable (OE) LOW while forcing the Write
Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data
from the memory location specified by the address pins appear
on I/O
0
to I/O
7
. If Byte High Enable (BHE) is LOW, then data from
memory appears on I/O
8
to I/O
15
. See the
Truth Table
on page
9 for a complete description of read and write modes.
Very high speed
55 ns
Wide voltage range
2.2 V to 3.7 V
Ultra low standby power
Typical standby current: 8
A
Maximum standby current: 48
A
Ultra low active power
Typical active current: 7.5 mA at f = 1 MHz
Easy memory expansion with CE
1
, CE
2,
and OE features
Automatic power down when deselected
CMOS for optimum speed and power
Available in Pb-free 48-ball FBGA package
Cypress Semiconductor Corporation
Document Number: 001-48998 Rev. *G
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised October 18, 2012

CY62187EV30LL-55BAXI_12相似产品对比

CY62187EV30LL-55BAXI_12 CY62187EV30_12
描述 64-Mbit (4 M × 16) Static RAM 64-Mbit (4 M × 16) Static RAM

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2059  2790  2622  2384  2614  40  32  27  13  58 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved