HI-201HS
Data Sheet
July 1999
File Number
3123.2
High Speed, Quad SPST, CMOS Analog
Switch
The HI-201HS is a monolithic CMOS Analog Switch
featuring very fast switching speeds and low ON resistance.
The integrated circuit consists of four independently
selectable SPST switches and is pin compatible with the
industry standard HI-201 switch.
Fabricated using silicon-gate technology and the Intersil
Dielectric Isolation process, this TTL compatible device offers
improved performance over previously available CMOS analog
switches. Featuring maximum
switching times of 50ns, l
ow ON
resistance of 50Ω maximum, and a wide analog signal range, the
HI-201HS is designed for any application where improved
switching performance, particularly switching speed, is required.
(A more detailed discussion on the design and application of the
HI-201HS can be found in Application Note AN543.)
Features
• Fast Switching Times
- t
ON
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30ns
- t
OFF
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40ns
• Low “ON” Resistance . . . . . . . . . . . . . . . . . . . . . . . . 30Ω
• Pin Compatible with Standard HI-201
• Wide Analog Voltage Range (±15V Supplies) . . . . . . .
±15V
• Low Charge Injection (±15V Supplies) . . . . . . . . . . 10pC
• TTL Compatible
• Symmetrical Switching Analog Current Range . . . . . 80mA
Applications
• High Speed Multiplexing
• High Frequency Analog Switching
Ordering Information
PART NUMBER
HI1-0201HS-2
HI1-0201HS-4
HI1-0201HS-5
HI3-0201HS-5
HI4P0201HS-5
HI9P0201HS-5
HI9P0201HS-9
TEMP.
RANGE (
o
C)
-55 to 125
-25 to 85
0 to 75
0 to 75
0 to 75
0 to 75
-40 to 85
PACKAGE
16 Ld CERDIP
16 Ld CERDIP
16 Ld CERDIP
16 Ld PDIP
20 Ld PLCC
16 Ld SOIC
16 Ld SOIC
PKG.
NO.
F16.3
F16.3
F16.3
E16.3
N20.35
M16.3
M16.3
• Sample and Hold Circuits
• Digital Filters
• Operational Amplifier Gain Switching Networks
• Integrator Reset Circuits
Pinouts
(Switches Shown For Logic “1” Input)
HI-201HS (CERDIP, PDIP, SOIC)
TOP VIEW
HI201HS (PLCC)
TOP VIEW
OUT 1
A1
A2
1
20
OUT 2
19
A
1
OUT1
IN1
V-
GND
IN4
OUT4
A
4
1
2
3
4
5
6
7
8
16 A
2
15 OUT2
14 IN2
13 V+
12 NC
11 IN3
10 OUT3
9 A
3
IN 1 4
V- 5
6
GND 7
IN 4 8
3
2
18 IN 2
17 V+
16
15
14 IN 3
9
OUT 4
10
A4
11
12
A3
13
OUT 3
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
HI-201HS
Functional Diagram
V+
SOURCE
TTL
LOGIC
INPUT
LEVEL
SHIFTER
AND
DRIVER
SWITCH
CELL
GATE
GATE
INPUT
TRUTH TABLE
LOGIC
0
1
SWITCH
ON
OFF
DRAIN
OUTPUT
V-
Schematic Diagrams
TTL/CMOS REFERENCE CIRCUIT
V+
P41
MP42
MP43
MP44
MP45
SWITCH CELL
V+
Q
QN41
QN43
QN42
D41
5V
R42
C48
QP44
QN44
R41
C49
D42
5.6V
QP41
QP42
V-
Q
QN45
V
R1
ANALOG
IN
MP32
MN33
MN31
MP33
MN32
ANALOG
OUT
MP31
MN42
V-
MN44
MN45
2
HI-201HS
Schematic Diagrams
(Continued)
DIGITAL INPUT BUFFER AND LEVEL SHIFTER
M
N46
M
P51
M
P52
Q
N6
Q
N8
Q
N7
I
X1
V
R1
I
X2
Q
N9
M
P3
M
P5
M
P6
M
P4
M
P7
M
P9
M
P10
M
P11
M
P12
M
P8
I
Q
I
X3
I
X4
Q
N1
I
Q
C
1
VA
R
1
Q
N4
Q
P1
V
R1
Q
P5
Q
P4
R
3
R
2
Q
P2
C
FF
I
X1
I
X2
Q
P6
Q
P8
M
N51
REPEAT FOR EACH
LEVEL SHIFTER
M
N52
Q
P7
Q
P9
M
N3
M
N5
M
N4
M
N6
M
N7
M
N9
M
N8
M
N10
M
N13
M
N14
Q
N5
M
N11
V
EE
Q
N2
V
CC
Q
C
2
M
P13
M
P14
M
N12
Q
I
X3
3
HI-201HS
Absolute Maximum Ratings
Supply Voltage (V+ to V-). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36V
Digital Input Voltage . . . . . . . . . . . . . . . . . . . . . . (V+) +4V to (V-) -4V
Analog Input Voltage (One Switch) . . . . . . . (V+) +2.0V to (V-) -2.0V
Peak Current, S or D (Pulse 1ms, 10% Duty Cycle Max) . . . . 50mA
Continuous Current Any Terminal (Except S or D) . . . . . . . . . 25mA
Thermal Information
Thermal Resistance (Typical, Note 1)
θ
JA
(
o
C/W)
θ
JC
(
o
C/W)
CERDIP Package. . . . . . . . . . . . . . . . .
80
30
PDIP Package . . . . . . . . . . . . . . . . . . .
90
N/A
PLCC Package. . . . . . . . . . . . . . . . . . .
80
N/A
SOIC Package . . . . . . . . . . . . . . . . . . .
100
N/A
Maximum Junction Temperature
Ceramic Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
o
C
Plastic Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150
o
C
Maximum Storage Temperature. . . . . . . . . . . . . . . . -65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300
o
C
(SOIC, PLCC - Lead Tips Only)
Operating Conditions
Temperature Ranges
HI-201HS-2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55
o
C to 125
o
C
HI-201HS-4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -25
o
C to 85
o
C
HI-201HS-5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0
o
C to 75
o
C
HI-201HS-9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40
o
C to 85
o
C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1.
θ
JA
is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
Supplies = +15V, -15V; V
AH
(Logic Level High) = 2.4V, V
AL
(Logic Level Low) = +0.8V, GND = 0V,
Unless Otherwise Specified
TEST
CONDITIONS
TEMP
(
o
C)
-2
MIN
TYP
MAX
MIN
-4, -5, -9
TYP
MAX
UNITS
PARAMETER
DYNAMIC CHARACTERISTICS
Switch ON Time, t
ON
Switch OFF Time, t
OFF1
Switch OFF Time, t
OFF2
Output Settling Time
Charge Injection, Q
OFF Isolation
Crosstalk
Input Switch Capacitance, C
S(OFF)
Output Switch Capacitance
C
D(OFF)
C
D(ON)
Digital Input Capacitance, C
A
Drain-To-Source Capacitance, C
DS(OFF)
DIGITAL INPUT CHARACTERISTICS
Input Low Threshold, V
AL
Input High Threshold, V
AH
(Note 3)
(Note 3)
(Note 3)
To 0.1%
(Note 6)
(Note 4)
(Note 5)
25
25
25
25
25
25
25
25
25
25
25
25
-
-
-
-
-
-
-
-
-
-
-
-
30
40
150
180
10
72
86
10
10
30
18
0.5
50
50
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
30
40
150
180
10
72
86
10
10
30
18
0.5
50
50
-
-
-
-
-
-
-
-
-
-
ns
ns
ns
ns
pC
dB
dB
pF
pF
pF
pF
pF
Full
25
Full
-
2.0
2.4
-
-
-
-
-
-
-
200
-
20
-
0.8
-
-
-
500
-
40
-
2.0
2.4
-
-
-
-
-
-
-
200
-
20
-
0.8
-
-
-
500
-
40
V
V
V
µA
µA
µA
µA
Input Leakage Current (Low), I
AL
25
Full
Input Leakage Current (High), I
AH
V
AH
= 4.0V
25
Full
ANALOG SWITCH CHARACTERISTICS
Analog Signal Range, V
S
ON Resistance, r
ON
(Note 2)
Full
25
Full
-15
-
-
-
30
-
+15
50
75
-15
-
-
-
30
-
+15
50
75
V
Ω
Ω
4
HI-201HS
Electrical Specifications
Supplies = +15V, -15V; V
AH
(Logic Level High) = 2.4V, V
AL
(Logic Level Low) = +0.8V, GND = 0V,
Unless Otherwise Specified
(Continued)
TEST
CONDITIONS
TEMP
(
o
C)
25
25
Full
OFF Output Leakage Current, I
D(OFF)
25
Full
ON Leakage Current, I
D(ON)
25
Full
POWER SUPPLY CHARACTERISTICS
(Note 7)
Power Dissipation, P
D
25
Full
Current, I+ (Pin 13)
25
Full
Current, I- (Pin 4)
25
Full
NOTES:
2. V
OUT
=
±10V,
I
OUT
= 1mA.
3. R
L
= 1kΩ, C
L
= 35pF, V
IN
= +10V, V
A
= +3V. (See Figure 1).
4. V
A
= 3V, R
L
= 1kΩ, C
L
= 10pF, V
IN
= 3V
RMS
, f = 100kHz.
5. V
A
= 3V, R
L
= 1kΩ, V
IN
= 3V
RMS
, f = 100kHz.
6. C
L
= 1nF, V
IN
= 0V, Q = C
L
x
∆V
O
.
7. V
A
= 3V or V
A
= 0 for all switches.
-
-
-
-
-
-
120
-
4.5
-
3.5
-
-
240
-
10.0
-
6
-
-
-
-
-
-
120
-
4.5
-
3.5
-
-
240
-
10.0
-
6
mW
mW
mA
mA
mA
mA
-2
MIN
-
-
-
-
-
-
-
TYP
3
0.3
-
0.3
-
0.1
-
MAX
-
10
100
10
100
10
100
MIN
-
-
-
-
-
-
-
-4, -5, -9
TYP
3
0.3
-
0.3
-
0.1
-
MAX
-
10
50
10
50
10
50
UNITS
%
nA
nA
nA
nA
nA
nA
PARAMETER
r
ON
Match
OFF Input Leakage Current, I
S(OFF)
Test Circuits and Waveforms
V
= 3.0V
DIGITAL
AH
INPUT
50%
V
AL
= 0V
50%
t
OFF1
t
ON
90%
SWITCH
OUTPUT
0V
90%
t
OFF2
10%
TOP: Logic Input (2V/Div.) BOTTOM: Output (5V/Div.)
HORIZONTAL: 100ns/Div.
FIGURE 1A. MEASUREMENT POINTS
FIGURE 1B. WAVEFORMS
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
