1. General Description ........................................................................................................................................................................................ 7
2.2 Absolute Maximum Ratings .........................................................................................................................................................10
2.3 Operating Range ...............................................................................................................................................................................10
2.4.1 Power Consumption Specifications ..............................................................................................................................11
2.4.2 Frequency Synthesis Specifications ..............................................................................................................................11
2.4.5 SPI Bus Digital Specifications ...........................................................................................................................................14
3.1 Power Supply Strategy ...................................................................................................................................................................15
3.3 Frequency Synthesizer ...................................................................................................................................................................15
3.5.2 I and Q Serial Interface........................................................................................................................................................22
3.6 Receiver Analog Front-End Description ...................................................................................................................................23
3.6.2 LNA and Single to Differential Buffer ............................................................................................................................23
3.6.3 I /Q Downconversion Quadrature Mixer......................................................................................................................23
3.6.4 Baseband Analog Filters and Amplifiers ......................................................................................................................24
3.7 Receiver Digital Baseband .............................................................................................................................................................24
3.7.3 Temperature Sensor............................................................................................................................................................25
3.7.4 I and Q Serial Interface........................................................................................................................................................25
3.8.1 Digital Loop-Back .................................................................................................................................................................26
4. Digital Interface..............................................................................................................................................................................................27
SX1257
Data Sheet
DS.SX1257.W.APP
www.semtech.com
Rev. 1.2
March 2018
3 of 42
Semtech
4.1 SPI Bus Interface ................................................................................................................................................................................27
4.2 Digital IO Pin Mapping ...................................................................................................................................................................28
5. Configuration and Status Registers .......................................................................................................................................................29
5.1 General Description .........................................................................................................................................................................29
6.2 Reset of the Chip ...............................................................................................................................................................................36
6.2.1 POR ............................................................................................................................................................................................36
7. Packaging Information ................................................................................................................................................................................39
7.2 Recommended Land Pattern .......................................................................................................................................................40
Figure 3-2: SX1257 Transmitter Analog Front-End Block Diagram................................................................................................. 18
Figure 3-3: FIR-DAC Normalized Magnitude Response with fS = 32 MHz and N = 32 ............................................................. 21
Figure 3-4: FIR-DAC Normalized Magnitude Response with fS = 32 MHz and N = 64 ............................................................. 22
Figure 3-5: Transmitter I and Q Channel Bit-Stream Timing Diagram ........................................................................................... 22
Figure 3-6: SX1257 Receiver Analog Front-End Block Diagram ....................................................................................................... 23
Figure 3-7: SX1257 Digital Receiver Baseband Block Diagram......................................................................................................... 24
Figure 3-8: Temperature Sensor Response.............................................................................................................................................. 25
Figure 3-9: Receiver I and Q Channel Bit-Stream Timing Diagram ................................................................................................. 25
Figure 3-10: Digital and RF Loop-Back Paths .......................................................................................................................................... 26
Figure 6-3: Example of a Digital Modulator Implementation ........................................................................................................... 37
Figure 6-4: Application Schematic of the SX1257 ................................................................................................................................. 38