Datasheet> 器件分类 > 无线/射频/通信> 电信电路> L-TTSI002321BL-2-DB

文档预览

L-TTSI002321BL-2-DB: 产品描述Telecom IC, CMOS, PBGA240,; 产品类别无线/射频/通信电信电路; 文件大小1012KB，共61页; 制造商LSC/CSI; 官网地址https://lsicsi.com; 标准

下载文档详细参数选型对比全文预览

L-TTSI002321BL-2-DB概述

Telecom IC, CMOS, PBGA240,

L-TTSI002321BL-2-DB规格参数

参数名称	属性值
是否Rohs认证	符合
厂商名称	LSC/CSI
包装说明	BGA, BGA240,18X18,40
Reach Compliance Code	unknown
JESD-30 代码	S-PBGA-B240
端子数量	240
最高工作温度	85 °C
最低工作温度	-40 °C
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	BGA240,18X18,40
封装形状	SQUARE
封装形式	GRID ARRAY
电源	1.5,3.3 V
认证状态	Not Qualified
表面贴装	YES
技术	CMOS
温度等级	INDUSTRIAL
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM

文档预览

下载PDF文档

全文
预览

Data Sheet, Revision 3

September 21, 2005

TSI-2

2k x 2k Time-Slot Interchanger

1 Introduction

The last issue of this data sheet was August 31, 2005. A change history is included in Section

11 Change History on page

61.

Red change bars have been installed on all text, figures, and tables that were added or changed. All changes to the text

are highlighted in red. Changes within figures, and the figure title itself, are highlighted in red, if feasible. Formatting or

grammatical changes have not been highlighted. Deleted sections, paragraphs, figures, or tables will be specifically

mentioned.

This document consists of two major sections:

The

TSI-2

device hardware description. This section contains ball information, operating conditions, dc electrical charac-

teristics, timing diagrams, ac characteristics, and packaging information.

The

TSI-2

device register description. This section contains register information.

1.1 Related Documents

The documentation package for this device consists of the following documents:

The TSI-2 2k x 2k Time-Slot Interchanger Product Brief, the TSI Family Selection Guide, the TSI-2 2k x 2k Time-Slot

Interchanger Data Sheet (this document), and the TSI-2 Time-Slot Interchanger System Design Guide.

These documents are available on the public website shown below.

If the reader displays this document using

Acrobat Reader

, clicking on any blue text will bring the reader to that reference

point.

To access related documents, including the documents mentioned above, please go to the following public website, or con-

tact your Agere representative (see the last page of this document).

http://www.agere.com/telecom/time_slot_interchangers.html

1.2 Block Diagram and High-Level Interface Definition

TEST ACCESS

PORT

TEST PATTERN

MONITOR

TEST PATTERN

GENERATOR

2k x 2k Switch Fabric

RECEIVE

CHI

DATA

STORE

TRANSMIT

CHI

WRITE ADDRESS

COUNTER

CLOCK

GENERATOR

CONNECTION

STORE

READ ADDRESS

COUNTER

MICROPROCESSOR

INTERFACE

Figure 1-1. Block Diagram and High-Level Interface Definition

TSI-2

2k x 2k Time-Slot Interchanger

Data Sheet, Revision 3

September 21, 2005

Table of Contents

Contents

Page

1 Introduction .........................................................................................................................................................................1

1.1 Related Documents .....................................................................................................................................................1

1.2 Block Diagram and High-Level Interface Definition .....................................................................................................1

2 Ball Information ...................................................................................................................................................................7

2.1 Top View Ball Diagram ................................................................................................................................................7

2.2 Package Ball Assignments ..........................................................................................................................................8

2.3 Package Ball Matrix ...................................................................................................................................................10

2.3.1 Top View ..........................................................................................................................................................10

2.3.2 Bottom View .....................................................................................................................................................11

2.4 Ball Types ..................................................................................................................................................................12

2.5 Ball Definitions ...........................................................................................................................................................12

3 Operating Conditions and Reliability ................................................................................................................................15

3.1 Absolute Maximum Ratings .......................................................................................................................................15

3.2 Recommended Operating Conditions .......................................................................................................................15

3.3 Handling Precautions ................................................................................................................................................15

3.4 Thermal Parameters (Definitions and Values) ...........................................................................................................16

3.5 Power Consumption ..................................................................................................................................................17

4 dc Electrical Characteristics .............................................................................................................................................18

5 Timing Diagrams and ac Characteristics ..........................................................................................................................19

6 Register Description .........................................................................................................................................................31

6.1 Device Addressing Notes ..........................................................................................................................................31

6.2 Acronyms Used .........................................................................................................................................................31

6.3 Address Map .............................................................................................................................................................31

6.4 Register Summary .....................................................................................................................................................32

6.5 Global Control Registers ...........................................................................................................................................34

6.6 Connection Store Generator Registers .....................................................................................................................39

6.7 Test Pattern Generator and Monitor Registers ..........................................................................................................44

6.8 Concentration Highway Configuration Registers .......................................................................................................48

7 Switch Fabric Control .......................................................................................................................................................54

8 Connection Store ..............................................................................................................................................................58

9 Outline Diagrams ..............................................................................................................................................................60

10 Ordering Information .......................................................................................................................................................61

11 Change History ...............................................................................................................................................................61

11.1 Navigating Through an Adobe Acrobat Document ..................................................................................................61

Agere Systems Inc.

Data Sheet, Revision 3

September 21, 2005

TSI-2

2k x 2k Time-Slot Interchanger

Table of Contents

(continued)

Contents

Page

Table 2-1. Package Ball Assignments in Signal Name Order.................................................................................................8

Table 2-2. Package Ball Assignments (Top View) ................................................................................................................10

Table 2-3. Package Ball Assignments (Bottom View)........................................................................................................... 11

Table 2-4. Ball Types ............................................................................................................................................................12

Table 2-5. Timing Port ..........................................................................................................................................................12

Table 2-6. Transmit and Receive Concentration Highways ..................................................................................................12

Table 2-7. Control Port..........................................................................................................................................................13

Table 2-8. Initialization and Test Access...............................................................................................................................13

Table 2-9. Power Balls..........................................................................................................................................................14

Table 3-1. Absolute Maximum Ratings .................................................................................................................................15

Table 3-2. Operating Conditions ...........................................................................................................................................15

Table 3-3. ESD Tolerance.....................................................................................................................................................15

Table 3-4. Thermal Parameter Values ..................................................................................................................................16

Table 3-5. Power Consumption ............................................................................................................................................17

Table 4-1. CMOS Inputs .......................................................................................................................................................18

Table 4-2. CMOS Outputs ....................................................................................................................................................18

Table 4-3. CMOS Bidirectionals (DATA[15:0]) ......................................................................................................................18

Table 5-1. CHICLK Timing Specifications .............................................................................................................................19

Table 5-2. MPUCLK Timing Specifications ...........................................................................................................................19

Table 5-3. CMOS Output ac Timing Specification * ..............................................................................................................20

Table 5-4. CHI Interface Timing ............................................................................................................................................21

Table 5-5. CHI 3-State Output Control..................................................................................................................................27

Table 5-6. Microprocessor Port Timing—Read Cycle...........................................................................................................28

Table 5-7. Microprocessor Port Timing—Write Cycle ...........................................................................................................29

Table 6-1. Address Map........................................................................................................................................................31

Table 6-2. Global Registers ..................................................................................................................................................32

Table 6-3. Connection Store Generator Registers................................................................................................................32

Table 6-4. Test Pattern Generator and Monitor Registers ....................................................................................................33

Table 6-5. Concentration Highway Configuration Registers .................................................................................................33

Table 6-6. Switch Fabric Control...........................................................................................................................................33

Table 6-7. Connection Store .................................................................................................................................................34

Table 6-8. Reserved Registers .............................................................................................................................................34

Table 6-9. Version_Control (Read Only)...............................................................................................................................34

Table 6-10. Chip_Identity (Read Only) .................................................................................................................................34

Table 6-11. Summary_Interrupt_Status (Read Only) ............................................................................................................35

Table 6-12. Summary_Interrupt_Mask (Read/Write) ............................................................................................................35

Table 6-13. CPU_Access_Error (CORWN) ..........................................................................................................................36

Table 6-14. CPU_Access_Error_Mask (Read/Write)............................................................................................................36

Table 6-15. Global_Control (Read/Write) .............................................................................................................................37

Table 6-16. PLL_Control (Read/Write) .................................................................................................................................38

Table 6-17. Power_Control (Read/Write)..............................................................................................................................38

Table 6-18. Invalid_Address_Trap (Read Only)....................................................................................................................38

Table 6-19. Scratch_Register (Read/Write)..........................................................................................................................38

Table 6-20. Reserved_0 (Read/Write) ..................................................................................................................................39

Table 6-21. CSG_Control (Read/Write) ................................................................................................................................39

Table 6-22. CSG_Status (Read Only)...................................................................................................................................40

Table 6-23. CSG_Starting_Address (Read/Write) ................................................................................................................40

Table 6-24. CSG_Ending_Address (Read/Write) .................................................................................................................40

Table 6-25. CSG_Write_Enable_Low (Read/Write)..............................................................................................................40

Table 6-26. CSG_Write_Enable_High (Read/Write).............................................................................................................40

Table 6-27. CSG_Seed_Low (Read/Write)...........................................................................................................................41

Table 6-28. CSG_Seed_High (Read/Write)..........................................................................................................................41

Agere Systems Inc.

TSI-2

2k x 2k Time-Slot Interchanger

Data Sheet, Revision 3

September 21, 2005

Table of Contents

(continued)

Tables

Page

Table 6-29. CSG_OR_Mask_Low (Read/Write) ...................................................................................................................41

Table 6-30. CSG_OR_Mask_High (Read/Write) ..................................................................................................................41

Table 6-31. CSG_AND_Mask_Low (Read/Write) .................................................................................................................42

Table 6-32. CSG_AND_Mask_High (Read/Write) ................................................................................................................42

Table 6-33. CS_Stream_Control (Read/Write) .....................................................................................................................42

Table 6-34. CSG_Configuration (Read/Write) ......................................................................................................................43

Table 6-35. TPG_Configuration (Read/Write).......................................................................................................................44

Table 6-36. TPG_User_Pattern (Read/Write) .......................................................................................................................44

Table 6-37. TPM_Configuration (Read/Write) ......................................................................................................................45

Table 6-38. TPM_User_Pattern (Read/Write).......................................................................................................................45

Table 6-39. TPM_Error_Count (Sat/Roll*) ............................................................................................................................46

Table 6-40. TPG_Inject_Error_Count (Write Only) ...............................................................................................................46

Table 6-41. TPG_Data_Invert_Mask (Read/Write) ...............................................................................................................46

Table 6-42. TPM_Status (Read Only)...................................................................................................................................47

Table 6-43. TPM_Status_Mask (Read/Write) .......................................................................................................................47

Table 6-44. Receive_CHI_Configuration (Read/Write) .........................................................................................................48

Table 6-45. Receive_CHI_Status (CORWN) Receive_CHI_Status (CORWN).....................................................................48

Table 6-46. Receive_CHI_Status_Mask (Read/Write)..........................................................................................................49

Table 6-47. Receive_CHI_Global_Configuration (Read/Write) ............................................................................................49

Table 6-48. Transmit_CHI_Configuration (Read/Write) ........................................................................................................50

Table 6-49. Transmit_CHI_Status (CORWN) .......................................................................................................................51

Table 6-50. Transmit_CHI_Status_Mask (Read/Write).........................................................................................................51

Table 6-51. Transmit_CHI_Global_Configuration (Read/Write)............................................................................................52

Table 6-52. Receive_CHI_Time_Slot_Offset (Read/Write)...................................................................................................53

Table 6-53. Transmit_CHI_Time_Slot_Offset (Read/Write)..................................................................................................53

Table 7-1. SF_Status (CORWN) ...........................................................................................................................................54

Table 7-2. SF_Status_Mask (Read/Write) ............................................................................................................................54

Table 7-3. Data_Store_Time_Slot_Capture_Select (Read/Write).........................................................................................55

Table 7-4. Data_Store_Captured_Data (Read Only) ............................................................................................................55

Table 7-5. Connection_Store_Parity_Error_Address_Trap (CORWN) .................................................................................56

Table 7-6. Receive_Link_Offset (Read Only) .......................................................................................................................56

Table 7-7. Transmit_Link_Offset (Read/Write) .....................................................................................................................56

Table 7-8. Wide_Mode_Control (Read/Write).......................................................................................................................57

Table 8-1. Low_Control_Word (Read/Write).........................................................................................................................58

Table 8-2. High_Control_Word (Read/Write) ........................................................................................................................59

Table 10-1. Ordering Information..........................................................................................................................................61

Agere Systems Inc.

Data Sheet, Revision 3

September 21, 2005

TSI-2

2k x 2k Time-Slot Interchanger

Table of Contents

(continued)

Figures

Page

Figure 1-1. Block Diagram and High-Level Interface Definition..............................................................................................1

Figure 2-1. Package Diagram (Top View) ..............................................................................................................................7

Figure 5-1. CHICLK Timing Specifications ...........................................................................................................................19

Figure 5-2. MPUCLK Timing Specifications .........................................................................................................................19

Figure 5-3. ac Timing Specification ......................................................................................................................................20

Figure 5-4. CHI Interface Timing ..........................................................................................................................................21

Figure 5-5. Typical Receive CHI Timing with 16.384 Mbits/s Data and 16.384 MHz CHICLK.............................................22

Figure 5-6. Transmit CHI Timing with 16.384 Mbits/s Data and 16.384 MHz CHICLK ........................................................22

Figure 5-7. Typical Receive CHI Timing with 8.192 Mbits/s Data and 16.384 MHz CHICLK...............................................23

Figure 5-8. Transmit CHI Timing with 8.192 Mbits/s Data and 16.384 MHz CHICLK ..........................................................23

Figure 5-9. Typical Receive CHI Timing with 4.096 Mbits/s Data and 16.384 MHz CHICLK...............................................24

Figure 5-10. Transmit CHI Timing with 4.096 Mbits/s Data and 16.384 MHz CHICLK ........................................................24

Figure 5-11. Typical Receive CHI Timing with 2.048 Mbits/s Data and 16.384 MHz CHICLK.............................................25

Figure 5-12. Transmit CHI Timing with 2.048 Mbits/s Data and 16.384 MHz CHICLK ........................................................25

Figure 5-13. Typical Receive CHI Timing with 8.192 Mbits/s Data and 8.192 MHz CHICLK...............................................26

Figure 5-14. Transmit CHI Timing with 8.192 Mbits/s Data and 8.192 MHz CHICLK ..........................................................26

Figure 5-15. CHI 3-State Output Control ..............................................................................................................................27

Figure 5-16. Microprocessor Port Timing—Read Cycle .......................................................................................................28

Figure 5-17. Microprocessor Port Timing—Write Cycle .......................................................................................................29

Figure 6-1. Transmit CHI Configuration (R/W) .....................................................................................................................50

Agere Systems Inc.

L-TTSI002321BL-2-DB相似产品对比

	L-TTSI002321BL-2-DB
描述	Telecom IC, CMOS, PBGA240,
是否Rohs认证	符合
厂商名称	LSC/CSI
包装说明	BGA, BGA240,18X18,40
Reach Compliance Code	unknown
JESD-30 代码	S-PBGA-B240
端子数量	240
最高工作温度	85 °C
最低工作温度	-40 °C
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	BGA240,18X18,40
封装形状	SQUARE
封装形式	GRID ARRAY
电源	1.5,3.3 V
认证状态	Not Qualified
表面贴装	YES
技术	CMOS
温度等级	INDUSTRIAL
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM

推荐资源

三相电能表接线电路a

料车超行程后备保护电路

任丘东方DZ15D型潜水电泵保护器应用电路

RTD和LXR100基本连接电路

环境基准的热电偶测温电路

Simple Power supply circuit

eVC 用模拟器如何显示printf的内容: 我安装的EVC4+sp4+EVC自带的sdk,好像说要控制台，怎么样才能拥有控制台阿？...; happyahead 嵌入式系统

小弟想了解WAVECOM Q2406A，有用过的人请进。: WAVECOM Q2406 GSM模块，是怎么使用的？AT指令，但是，这个最基本的测试电路图是怎么样的？希望有用过的人，能帮助我下。本人喜欢这方面的，也正在做毕业设计，想了解下。lw96@163.com...; kanlidy 无线连接

　初学天地: 　　　　　初学者园地电子管基本电子管一般有三个极,一个阴极(K)用来发射电子,一个阳极(A)用来吸收阴极所发射的电子,一个栅极(G)用来控制流到阳极的电子流量.阴极发射电子的基本条 ......; fighting 模拟电子

传感器套装是不是主要是各种温度传感器啊？: 本帖最后由 dontium 于 2015-1-23 13:14 编辑对这个传感器套装感兴趣。问一下哈。 ...; daijun 模拟与混合信号

PXA270下摄像头（QCI接口）: 各位英雄：小弟想用PXA270＋WINCE5.0平台，基于PXA270的QCI接口连接一个CMOS摄像头，可以采集视频并在LCD上预览。恳请英雄们指点些实现方案，比如摄像头型号、电路连接、驱动程序方面 ......; bestden 嵌入式系统

利用msp430f5438a产生脉冲信号的问题: 各位好，由于项目要求我需要利用msp430f5438a产生这样的脉冲信号来控制电路：连续产生5个脉冲信号，每个脉冲信号的周期都是8us，其中高电平长度为3.5us，接着产生1960us的低电平，以此循环。在 ......; Car 微控制器 MCU

基于FPGA的核物理实验定标器的设计实现

　　定标器在大学实验中有很广泛的应用，其中近代物理实验中的核物理实验里就有2个实验（G-M计数管和β吸收）要用到高压电源和定标器，而目前现有的设备一般使用的是分立元器件，已严重老化，高压极不稳定，维护也较为困难；另一方面在许多常用功能上明显欠缺，使得学生的实验课难以维持。为此我们提出了一种新的设计方案：采用EDA进行结构设计，充分发挥FPGA（Field Programmable Gate Ar...[详细]
医疗器械产品的人机界面设计与控制

　　虽然不当的医械产品设计并不总是和医械产品相关失误联系在一起的。对用户的研究表明，缺乏足够的培训占此类失误原因的70％到90％。但是即便这些责任人可能已经被“责罚”了，还是存在其它对病人造成危害的因素，其中之一就是不当的人机界面设计很多失曝都是隐藏在常规的医疗工作和医械产品使用之中，给不知情的医生和病人带来灾难。医疗器械与用户有直接关系的就是医疗器械的人机界面。人机界面设汁的优劣关系到医...[详细]
看好中国RFID市场普印力中国AIDC新突破

　　这标志着在物流供应链打印中处于全球领先地位的美国普印力PRINTRONIX更加看好中国市场，进一步加大在中国的投资力度，依托国际性分销商和本土的行业巨头进一步深入中国市场。　　来自政府相关部门的领导、自动识别行业专家、行业客户代表以及新闻媒体出席了新闻发布会，普印力全球高级销售总裁James B. McWilson以及大中华区总经理Roger Zhao出席会议，与闪联总裁孙育宁博士现场...[详细]
RFID技术的发展与标准化情况

　　【提要】无线射频识别(RFID)技术是一种识别技术，与之对应的识别技术还有一维条码、二维条码、光学识别技术等。 RFID技术并不是全新的技术，其应用最早可以追溯到第二次世界大战时期英国空军基地的军事设施上。近年来随着微电子、计算机和网络技术的发展，RFID技术的应用范围和深度都得到了迅速地发展。美国在伊拉克战争中对RFID技术的成功应用，以及全球有影响的大企业计划未来几年里在零售商店...[详细]
Intel CEO:收入激增受益于全球芯片销量

　　英特尔公司的首席执行官10日声称，公司第二季度良好表现受益于全球芯片销量的强劲增长。　　综合外电7月10日报道，英特尔公司（IntelCorp）首席执行官保罗·欧德宁(PaulOtellini)10日声称，公司正在从国外强劲增长的芯片销售中获益。他认为英特尔公司不同于美国其他公司之处在于英特尔公司75％的收入并不是来自美国，公司的足迹遍及全球。全球市场对公司产品的需求确实非常强劲。　...[详细]
AMD谈笔记本架构芯片市场大战在即

　　芯片市场的发展现状，可大致概括为Intel、AMD、SIS、VIA等芯片组研发厂商之间的缤纷争斗过程。08年初，英特尔携45nm制程处理器之强悍性能及SantaRosa移动平台余威意欲一统江湖，而此刻，一场攸关芯片市场命运新走势的战争正在徐徐拉开大幕。在这场新的争夺中，高清应用成为主流芯片厂商争夺的新战场。面对英特尔即将推出的新一代移动芯片组“Montevina”，也就是国内俗称的“迅驰2”...[详细]
ADI高性能输出驱动器提高过程控制系统效率

中国北京—— Analog Devices, Inc. （纽约证券交易所代码 : ADI ），全球领先的高性能信号处理解决方案供应商，最新推出两款模拟输出驱动器—— AD5750 和 AD5751 ，能显著提高过程控制应用的效率和可靠性，包括那些在高恒流电压和高温条件下工作的过程控制应用。这两款器件基于 ADI 公司的 iCMOS ™工业工艺技术，输出驱动器的精度...[详细]
减小ADC量化噪声的技术

　　数模转换器(ADC)提供了许多系统中模拟信号到数字信号的重要转换。它们完成一个模拟输入信号到二元有限长度输出命令的振幅量化，范围通常在6到18b之间，是一个固有的非线性过程。该非线性特性表现为ADC二元输出中的宽带噪声，称作量化噪声，它限制了一个ADC的动态范围。本文描述了两种时下最流行的方法来改善实际ADC应用中的量化噪声性能：过采样和高频抖动。　　为理解量化噪声缩减法，首先让我们回顾一...[详细]
基于MC68HC908JB8的USB指纹采集仪

　　随着计算机技术的进步，图像处理与模式识别方法的发展，指纹处理技术日臻成熟，在众多领域得到了广泛的应用。而指纹采集是指纹处理的第一步，本文介绍了一种基于MC68HC908JB8的便携式USB指纹采集方案，该方案能方便灵活的采集高质量的指纹图像，文中具体讨论了系统硬件以及相关驱动和应用程序的设计。　　指纹是指人类手指上出现的条状纹路，他们的形成依赖于胚胎发育时的环境和遗传。世界上几乎没有两个...[详细]
最新技术为ADC器件发展注入强劲动力

　　10多年来，模数转换器(ADC)作为产业发展助力剂已在工业过程控制、医疗仪器、通信系统和雷达等产品中得到广泛应用。其参数性能的不断提高使得这些‘蓝领’器件能紧跟上最新技术要求。　　2007年2月份在旧金山举办的国际固态电路会议(ISSCC)展示了ADC的丰收成果。有关Nyquist Track的大量论文重新定义了这方面的技术发展水平，其中有两个已进入新的领域。另外也不要忘记来自一般怀疑者...[详细]
改变血压监测仪的外观

　　“tensymetry”这个词在《韦伯斯特词典》中没有解释，但在医学界却广为人知。由Tensys Medical Systems公司开发的tensymetry是一种使用生物机械、电气、软件工程的专有组合技术。利用这三种强大的技术，你可在手术室内对病人的心跳血压进行精确、连续、实时和非侵入性测量。　　该技术结出的果实就是该公司的T-line Tensymeter产品。该产品线的最新进展是去年...[详细]
高性能、低饱和线性稳压器的开发

　　在整机设备不断实现小型化和省电化的今天，功耗小的低漏失线性稳压器（LDO)正成为开关电源用线性稳压器市场的主流。为了实现高性能和高速度，设备内部采用的微型计算机或数字信号处理器(DSP)工艺年年都在取得突飞猛进的进步和发展，与此同时，这些微型计算机或数字信号处理器必不可少的电源电压也越来越低。另外，不同制造工艺对应的电压各自存在差异，因此要求各种各样的供电电压。为解决这一问题，各生产厂商开始在...[详细]
丁希仑：快乐“机器人”

　　“就好像变形金刚”，丁希仑这么描述他的机器人。　　当讲到飞船上的太阳帆板张开时，他的双臂直直地向两侧伸出，而讲到飞行器加速，他的胳膊贴紧两肋，好像那就是收拢的翅膀。提起机器人行走，他的上身微微扭动；有时，他会用一双结实的手转动一副不存在的旋柄。　　丁希仑，中国首屈一指的空间机器人专家，身高182，形色稳重，言语朴实，但介绍他的机器人时，动作丰富，常有笑容。　　丁教授声音温和，略带口音...[详细]
数字助听器的设计挑战

　　助听器的设计人员有着严格的技术要求。助听器必须足够小以便放入人体的耳内或耳后，运行功率必须超低，并且没有噪声或失真。为满足这些要求，现有的助听设备消耗的功率要低于 1mA，工作电压为 1V，利用的芯片面积少于 10mm2，这通常意味着两个或三个设备相互叠放。典型的模拟助听器由具有非线性输入/输出功能和频率相关增益的放大器组成。但此模拟处理依赖于自定义电路，与数字处理相比，缺乏可编程性且成本更高...[详细]
无线型睡眠呼吸暂停症监视系统

　　前言　　睡眠呼吸暂停症是一种很常见的睡眠呼吸疾病，根据研究调查，在美国约有24%的成年男性及9%成年女性或超过200万人口患有此疾病，在中国台湾至少有35万人也有此问题。　　一般在诊断患者是否罹患睡眠呼吸暂停症是指患者在睡眠中出现呼吸暂停和低通气的总次数超过每小时5次。其中呼吸暂停是指在睡眠中，出现10秒以上的呼吸气流消失，低通气是指呼吸气流并未完全停止，只是减少到原来的20%~50%...[详细]

器件捷径: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多