电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IDT5T93GL16TFI

产品描述Low Skew Clock Driver, 16 True Output(s), 0 Inverted Output(s), PQFP64, TQFP-64
产品类别逻辑    逻辑   
文件大小121KB,共16页
制造商IDT (Integrated Device Technology)
下载文档 详细参数 选型对比 全文预览

IDT5T93GL16TFI概述

Low Skew Clock Driver, 16 True Output(s), 0 Inverted Output(s), PQFP64, TQFP-64

IDT5T93GL16TFI规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称IDT (Integrated Device Technology)
零件包装代码QFP
包装说明LFQFP, QFP64,.47SQ,20
针数64
Reach Compliance Codenot_compliant
输入调节DIFFERENTIAL MUX
JESD-30 代码S-PQFP-G64
JESD-609代码e0
长度10 mm
逻辑集成电路类型LOW SKEW CLOCK DRIVER
湿度敏感等级3
功能数量1
反相输出次数
端子数量64
实输出次数16
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装代码LFQFP
封装等效代码QFP64,.47SQ,20
封装形状SQUARE
封装形式FLATPACK, LOW PROFILE, FINE PITCH
电源2.5 V
Prop。Delay @ Nom-Sup2 ns
传播延迟(tpd)2 ns
认证状态Not Qualified
Same Edge Skew-Max(tskwd)0.025 ns
座面最大高度1.6 mm
最大供电电压 (Vsup)2.7 V
最小供电电压 (Vsup)2.3 V
标称供电电压 (Vsup)2.5 V
表面贴装YES
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn85Pb15)
端子形式GULL WING
端子节距0.5 mm
端子位置QUAD
宽度10 mm
最小 fmax650 MHz

IDT5T93GL16TFI文档预览

IDT5T93GL16
2.5V LVDS 1:16 GLITCHLESS CLOCK BUFFER TERABUFFER II
INDUSTRIAL TEMPERATURE RANGE
2.5V LVDS 1:16
GLITCHLESS CLOCK BUFFER
TERABUFFER™ II
FEATURES:
IDT5T93GL16
DESCRIPTION:
Guaranteed Low Skew < 25ps (max)
Very low duty cycle distortion < 100ps (max)
High speed propagation delay < 2ns (max)
Up to 650MHz operation
Glitchless input clock switching
Selectable inputs
Hot insertable and over-voltage tolerant inputs
3.3V / 2.5V LVTTL, HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V),
CML, or LVDS input interface
Selectable differential inputs to sixteen LVDS outputs
Power-down mode
2.5V V
DD
Available in TQFP and VFQFPN packages
APPLICATIONS:
• Clock distribution
The IDT5T93GL16 2.5V differential clock buffer is a user-selectable differ-
ential input to sixteen LVDS outputs . The fanout from a differential input to sixteen
LVDS outputs reduces loading on the preceding driver and provides an efficient
clock distribution network. The IDT5T93GL16 can act as a translator from a
differential HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS
input to LVDS outputs. A single-ended 3.3V / 2.5V LVTTL input can also be
used to translate to LVDS outputs. The redundant input capability allows for a
glitchless change-over from a primary clock source to a secondary clock
source. Selectable inputs are controlled by SEL. During the switchover, the
output will disable low for up to three clock cycles of the previously-selected input
clock. The outputs will remain low for up to three clock cycles of the newly-
selected clock, after which the outputs will start from the newly-selected input.
A FSEL pin has been implemented to control the switchover in cases where a
clock source is absent or is driven to DC levels below the minimum specifications.
The IDT5T93GL16 outputs can be asynchronously enabled/disabled.
When disabled, the outputs will drive to the value selected by the GL pin. Multiple
power and grounds reduce noise.
FUNCTIONAL BLOCK DIAGRAM
GL
G1
OUTPUT
CONTROL
Q1
Q1
OUTPUT
CONTROL
Q2
Q2
PD
OUTPUT
CONTROL
Q3
Q3
OUTPUT
CONTROL
Q4
Q4
OUTPUT
CONTROL
A1
A1
Q5
Q5
1
OUTPUT
CONTROL
Q6
Q6
A2
A2
0
OUTPUT
CONTROL
Q7
Q7
SEL
FSEL
G2
OUTPUT
CONTROL
Q8
Q8
OUTPUT
CONTROL
Q9
Q9
OUTPUT
CONTROL
Q10
Q10
OUTPUT
CONTROL
Q11
Q11
OUTPUT
CONTROL
Q12
Q12
OUTPUT
CONTROL
Q13
Q13
OUTPUT
CONTROL
Q14
Q14
OUTPUT
CONTROL
Q15
Q15
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
OUTPUT
CONTROL
Q16
Q16
OCTOBER 2003
DSC-6185/13
© 2003 Integrated Device Technology, Inc.
IDT5T93GL16
2.5V LVDS 1:16 GLITCHLESS CLOCK BUFFER TERABUFFER II
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATIONS
FSEL
SEL
V
DD
V
DD
Q
16
Q
16
Q
15
Q
15
Q
14
Q
14
Q
13
Q
13
52 51 50 49 48 47 46 45 44 43 42 41 40
G
1
V
DD
Q
1
Q
1
Q
2
Q
2
Q
3
Q
3
Q
4
Q
4
V
DD
A
1
A
1
1
2
3
4
5
6
7
8
9
10
11
12
13
GND
PD
39
38
37
36
35
34
33
32
31
30
29
28
27
G
2
V
DD
Q
12
Q
12
Q
11
Q
11
Q
10
Q
10
Q
9
Q
9
V
DD
A
2
A
2
14 15 16 17 18 19 20 21 22 23 24 25 26
GND
V
DD
VFQFPN
TOP VIEW
2
V
DD
NC
GL
Q
5
Q
5
Q
6
Q
6
Q
7
Q
7
Q
8
Q
8
IDT5T93GL16
2.5V LVDS 1:16 GLITCHLESS CLOCK BUFFER TERABUFFER II
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATIONS (CONTINUED)
GND
V
DD
FSEL
SEL
GND
V
DD
V
DD
Q
16
Q
16
Q
15
Q
15
Q
14
Q
14
Q
13
Q
13
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
G
1
GND
GND
V
DD
Q
1
Q
1
Q
2
Q
2
Q
3
Q
3
Q
4
Q
4
V
DD
A
1
A
1
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
G
2
GND
GND
V
DD
Q
12
Q
12
Q
11
Q
11
Q
10
Q
10
Q
9
Q
9
V
DD
A
2
A
2
GND
GND
PD
V
DD
TQFP
(1)
TOP VIEW
NOTE:
1. 1m/s of airflow is required for TQFP in order to sustain normal operation.
3
GND
V
DD
V
DD
GL
Q
5
Q
5
Q
6
Q
6
Q
7
Q
7
Q
8
Q
8
NC
NC
IDT5T93GL16
2.5V LVDS 1:16 GLITCHLESS CLOCK BUFFER TERABUFFER II
INDUSTRIAL TEMPERATURE RANGE
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
V
DD
V
I
V
O
T
STG
T
J
Input Voltage
Output Voltage
(2)
Storage Temperature
Junction Temperature
Description
Power Supply Voltage
Max
–0.5 to +3.6
–0.5 to +3.6
–0.5 to V
DD
+0.5
–65 to +150
150
Unit
V
V
V
°C
°C
CAPACITANCE
(1)
(T
A
= +25°C, F = 1.0MHz)
Symbol
C
IN
Parameter
Input Capacitance
Min
Typ.
Max.
3
Unit
pF
NOTE:
1. This parameter is measured at characterization but not tested
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. Not to exceed 3.6V.
RECOMMENDED OPERATING RANGE
Symbol
T
A
V
DD
Description
Ambient Operating Temperature
Internal Power Supply Voltage
Min.
–40
2.3
Typ.
+25
2.5
Max.
+85
2.7
Unit
°C
V
PIN DESCRIPTION
Symbol
A
[1:2]
A
[1:2]
I/O
I
I
Type
Adjustable
(1,4)
Adjustable
(1,4)
Description
Clock input. A
[1:2]
is the "true" side of the differential clock input.
Complementary clock inputs.
A
[1:2]
is the complementary side of A
[1:2].
For LVTTL single-ended operation,
A
[1:2]
should be set to the
desired toggle voltage for A
[1:2]
:
3.3V LVTTL V
REF
= 1650mV
2.5V LVTTL V
REF
= 1250mV
Gate control for differential outputs Q
1
and
Q
1
through Q
8
and
Q
8
. When
G
1
is LOW, the differential
outputs are active. When
G
1
is HIGH, the differential outputs are asynchronously driven to the level designated by GL
(2)
.
Gate control for differential outputs Q
9
and
Q
9
through Q
16
and
Q
16
. When
G
2
is LOW, the differential outputs are active. When
G
2
is
HIGH, the differential outputs are asynchronously driven to the level designated by GL
(2)
.
Specifies output disable level. If HIGH, "true" outputs disable HIGH and "complementary" outputs disable LOW. If LOW, "true"
outputs disable LOW and "complementary" outputs disable HIGH.
Clock outputs
Complementary clock outputs
Reference clock select. When LOW, selects A
2
and
A
2
. When HIGH, selects A
1
and
A
1
.
Power-down control. Shuts off entire chip. If LOW, the device goes into low power mode. Inputs and outputs are disabled. Both
"true" and "complementary" outputs will pull to V
DD
. Set HIGH for normal operation.
(3)
Forces selection of clock input. If HIGH, FSEL forces select to the input designated by SEL. Set LOW for normal operation.
Power supply for the device core and inputs
Ground
G
1
G
2
GL
Qn
Qn
SEL
PD
FSEL
V
DD
GND
I
I
I
O
O
I
I
I
LVTTL
LVTTL
LVTTL
LVDS
LVDS
LVTTL
LVTTL
LVTTL
PWR
PWR
NOTES:
1. Inputs are capable of translating the following interface standards:
Single-ended 3.3V and 2.5V LVTTL levels
Differential HSTL and eHSTL levels
Differential LVEPECL (2.5V) and LVPECL (3.3V) levels
Differential LVDS levels
Differential CML levels
2. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt
pulses or be able to tolerate them in down stream circuitry.
3. It is recommended that the outputs be disabled before entering power-down mode. It is also recommended that the outputs remain disabled until the device completes power-
up after asserting
PD.
4. The user must take precautions with any differential input interface standard being used in order to prevent instability when there is no input signal.
4
IDT5T93GL16
2.5V LVDS 1:16 GLITCHLESS CLOCK BUFFER TERABUFFER II
INDUSTRIAL TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING
RANGE FOR LVTTL
(1)
Symbol
Parameter
Input Characteristics
I
IH
Input HIGH Current
I
IL
Input LOW Current
V
IK
Clamp Diode Voltage
V
IN
DC Input Voltage
V
IH
DC Input HIGH
V
IL
DC Input LOW
V
THI
DC Input Threshold Crossing Voltage
Single-Ended Reference Voltage
(3)
V
REF
Test Conditions
V
DD
= 2.7V
V
DD
= 2.7V
V
DD
= 2.3V, I
IN
= -18mA
Min.
- 0.3
1.7
Typ.
(2)
- 0.7
Max
±5
±5
- 1.2
+3.6
0.7
Unit
µA
V
V
V
V
V
V
3.3V LVTTL
2.5V LVTTL
V
DD
/2
1.65
1.25
NOTES:
1. See RECOMMENDED OPERATING RANGE table.
2. Typical values are at V
DD
= 2.5V, +25°C ambient.
3. For A
[1:2]
single-ended operation,
A
[1:2]
is tied to a DC reference voltage.
DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING
RANGE FOR DIFFERENTIAL INPUTS
(1)
Symbol
Parameter
Input Characteristics
I
IH
Input HIGH Current
I
IL
Input LOW Current
V
IK
Clamp Diode Voltage
V
IN
DC Input Voltage
V
DIF
DC Differential Voltage
(2)
DC Common Mode Input Voltage
(3)
V
CM
Test Conditions
V
DD
= 2.7V
V
DD
= 2.7V
V
DD
= 2.3V, I
IN
= -18mA
Min.
- 0.3
0.1
0.05
Typ.
(4)
- 0.7
Max
±5
±5
- 1.2
+3.6
V
DD
Unit
µA
V
V
V
V
NOTES:
1. See RECOMMENDED OPERATING RANGE table.
2. V
DIF
specifies the minimum input differential voltage (V
TR
- V
CP
) required for switching where V
TR
is the "true" input level and V
CP
is the "complement" input level. The DC differential
voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
3. V
CM
specifies the maximum allowable range of (V
TR
+ V
CP
) /2.
4. Typical values are at V
DD
= 2.5V, +25°C ambient.
DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING
RANGE FOR LVDS
(1)
Symbol
Parameter
Output Characteristics
V
OT
(+)
Differential Output Voltage for the True Binary State
V
OT
(-)
Differential Output Voltage for the False Binary State
∆V
OT
Change in V
OT
Between Complementary Output States
V
OS
Output Common Mode Voltage (Offset Voltage)
∆V
OS
Change in V
OS
Between Complementary Output States
I
OS
Outputs Short Circuit Current
I
OSD
Differential Outputs Short Circuit Current
NOTES:
1. See RECOMMENDED OPERATING RANGE table.
2. Typical values are at V
DD
= 2.5V, +25°C ambient.
Test Conditions
Min.
247
247
1.125
Typ.
(2)
1.2
12
6
Max
454
454
50
1.375
50
24
12
Unit
mV
mV
mV
V
mV
mA
mA
V
OUT
+ and V
OUT
- = 0V
V
OUT
+ = V
OUT
-
5

IDT5T93GL16TFI相似产品对比

IDT5T93GL16TFI IDT5T93GL16NLI
描述 Low Skew Clock Driver, 16 True Output(s), 0 Inverted Output(s), PQFP64, TQFP-64 Low Skew Clock Driver, 5T Series, 16 True Output(s), 0 Inverted Output(s), PQCC52, PLASTIC, QFN-52
是否Rohs认证 不符合 不符合
厂商名称 IDT (Integrated Device Technology) IDT (Integrated Device Technology)
零件包装代码 QFP QFN
包装说明 LFQFP, QFP64,.47SQ,20 HVQCCN, LCC52,.31SQ,20
针数 64 52
Reach Compliance Code not_compliant not_compliant
输入调节 DIFFERENTIAL MUX DIFFERENTIAL MUX
JESD-30 代码 S-PQFP-G64 S-PQCC-N52
JESD-609代码 e0 e0
长度 10 mm 8 mm
逻辑集成电路类型 LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER
湿度敏感等级 3 3
功能数量 1 1
端子数量 64 52
实输出次数 16 16
最高工作温度 85 °C 85 °C
最低工作温度 -40 °C -40 °C
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 LFQFP HVQCCN
封装等效代码 QFP64,.47SQ,20 LCC52,.31SQ,20
封装形状 SQUARE SQUARE
封装形式 FLATPACK, LOW PROFILE, FINE PITCH CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
电源 2.5 V 2.5 V
Prop。Delay @ Nom-Sup 2 ns 2 ns
传播延迟(tpd) 2 ns 2 ns
认证状态 Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.025 ns 0.025 ns
座面最大高度 1.6 mm 1 mm
最大供电电压 (Vsup) 2.7 V 2.7 V
最小供电电压 (Vsup) 2.3 V 2.3 V
标称供电电压 (Vsup) 2.5 V 2.5 V
表面贴装 YES YES
温度等级 INDUSTRIAL INDUSTRIAL
端子面层 Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
端子形式 GULL WING NO LEAD
端子节距 0.5 mm 0.5 mm
端子位置 QUAD QUAD
宽度 10 mm 8 mm
最小 fmax 650 MHz 650 MHz
手持便携式记录仪的开发
手持便携式记录仪的开发...
fengzhang2002 DSP 与 ARM 处理器
电阻短路,如何查找原因
公司有一产品使用电阻 RC0402FR-0771K5L(RC-L系列 厚膜电阻器 - SMD 71.5K OHM 1% R0402),最近发现一个短路的,但不知道时电阻本身原因,还是焊接或电路板的设计原因,求指导! ...
DDDRPT 测试/测量
求助
一台ALPHA 4100服务器电源故障,电源外壳标识为COMPAQ MODEL:30-44712-01 MADE IN AUSTRIA,查为奥地利生产.该电源的原始故障为功率因数校正电路故障,将该部分电路跳过或更换故障件,都 ......
shiyan1 电源技术
请问有了解MSP430G2系列的大致价格吗?
想问问MSP430G2XXX的价格大概多少,比如4K程序存储器、256B RAM的 太贵了就没新学的价值了,产品上不好用...
feim 微控制器 MCU
sprc097.zip
sprc097文件,学TI的dsp的人应该知道的...
江汉大学南瓜 DSP 与 ARM 处理器
CCS5.5刚安装就这样怎么办
杀毒防火墙显卡都是试过了 403044 ...
疯狂的码 DSP 与 ARM 处理器

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1696  860  1355  957  1730  35  18  28  20  9 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved