Datasheet
Serial EEPROM Series Standard EEPROM
I
2
C BUS EEPROM (2-Wire)
BR24G01-3
General Description
BR24G01-3 is a serial EEPROM of I
2
C BUS Interface Method
Features
Completely conforming to the world standard I
2
C
BUS.
All controls available by 2 ports of serial clock
(SCL) and serial data (SDA)
Other devices than EEPROM can be connected to
the same port, saving microcontroller port
1.6V to 5.5V Single Power Source Operation most
suitable for battery use
1.6V to 5.5V wide limit of operating voltage, possible
FAST MODE 400kHz operation
Page Write Mode useful for initial value write at
factory shipment
Self-timed Programming Cycle
Low Current Consumption
Prevention of Write Mistake
Write (Write Protect) Function added
Prevention of Write Mistake At Low Voltage
More than 1 million write cycles
More than 40 years data retention
Noise filter built in SCL / SDA terminal
Initial delivery state FFh
Packages
W(Typ) x D(Typ) x H(Max)
DIP-T8
9.30mm x 6.50mm x 7.10mm
TSSOP-B8
3.00mm x 6.40mm x 1.20mm
SOP8
5.00mm x 6.20mm x 1.71mm
TSSOP-B8J
3.00mm x 4.90mm x 1.10mm
SOP- J8
4.90mm x 6.00mm x 1.65mm
MSOP8
2.90mm x 4.00mm x 0.90mm
SSOP-B8
3.00mm x 6.40mm x 1.35mm
VSON008X2030
2.00mm x 3.00mm x 0.60mm
Figure 1.
BR24G01-3
Capacity
Bit Format
Type
BR24G01-3
BR24G01F-3
BR24G01FJ-3
BR24G01FV-3
1Kbit
128×8
BR24G01FVT-3
BR24G01FVJ-3
BR24G01FVM-3
BR24G01NUX-3
1.6V to 5.5V
TSSOP-B8
TSSOP-B8J
MSOP8
VSON008X2030
Power Source
Voltage
Package
DIP-T8
SOP8
SOP-J8
SSOP-B8
○Product
structure：Silicon monolithic integrated circuit
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111½14½001
○This
product has no designed protection against radioactive rays
1/33
TSZ02201-0R2R0G100160-1-2
31.May.2013 Rev.003
BR24G01-3
Absolute Maximum Ratings
(Ta=25℃)
Parameter
Supply Voltage
Symbol
V
CC
Rating
-0.3 to +6.5
450 (SOP8)
450 (SOP-J8)
300 (SSOP-B8)
Power Dissipation
Pd
330 (TSSOP-B8)
310 (TSSOP-B8J)
310 (MSOP8)
300 (VSON008X2030)
800 (DIP-T8)
Storage Temperature
Operating Temperature
Input Voltage /
Output Voltage
Junction
Temperature
Electrostatic discharge
voltage
(human body model)
Tstg
Topr
‐
Tjmax
V
ESD
-65 to +150
-40 to +85
-0.3 to Vcc+1.0
150
-4000 to +4000
℃
℃
V
℃
V
mW
Unit
V
Remark
Datasheet
Derate by 4.5mW/°C when operating above Ta=25°C
Derate by 4.5mW/°C when operating above Ta=25°C
Derate by 3.0mW/°C when operating above Ta=25°C
Derate by 3.3mW/°C when operating above Ta=25°C
Derate by 3.1mW/°C when operating above Ta=25°C
Derate by 3.1mW/°C when operating above Ta=25°C
Derate by 3.0mW/°C when operating above Ta=25°C
Derate by 8.0mW/°C when operating above Ta=25°C
The Max value of Input Voltage/Output Voltage is not over 6.5V.
When the pulse width is 50ns or less, the Min value of Input
Voltage/Output Voltage is not lower than -0.8V.
Junction temperature at the storage condition
Memory Cell Characteristics
(Ta=25℃, Vcc=1.6V to 5.5V)
Parameter
Write Cycles
(1)
Data Retention
(1)
(1) Not 100% TESTED
Limit
Min
Typ
1,000,000
-
40
-
Max
-
-
Unit
Times
Years
Recommended Operating Ratings
Parameter
Power Source Voltage
Input Voltage
Symbol
V
CC
V
IN
Rating
1.6 to 5.5
0 to Vcc
Unit
V
DC Characteristics
(Unless otherwise specified, Ta=-40℃ to +85℃, Vcc=1.6V to 5.5V)
Parameter
Input High Voltage1
Input Low Voltage1
Input High Voltage2
Input Low Voltage2
Output Low Voltage1
Output Low Voltage2
Input Leakage Current
Output Leakage Current
Supply Current (Write)
Supply Current (Read)
Standby Current
Symbol
V
IH1
V
IL1
V
IH2
V
IL2
V
OL1
V
OL2
I
LI
I
LO
I
CC1
I
CC2
I
SB
Limit
Min
0.7V
CC
-0.3
(2)
0.8V
cc
-0.3
(2)
-
-
-1
-1
-
-
-
Typ
-
-
-
-
-
-
-
-
-
-
-
Max
V
cc
+1.0
+0.3V
cc
V
cc
+1.0
+0.2V
cc
0.4
0.2
+1
+1
2.0
0.5
2.0
Unit
V
V
V
V
V
V
µA
µA
mA
mA
µA
Conditions
1.7V≦V
cc
≦5.5V
1.7V≦V
cc
≦5.5V
1.6V≦V
cc
＜1.7V
1.6V≦V
cc
＜1.7V
I
OL
=3.0mA, 2.5V≦V
cc
≦5.5V
(SDA)
I
OL
=0.7mA, 1.6V≦V
cc
＜2.5V
(SDA)
V
IN
=0 to V
cc
V
OUT
=0 to V
cc
(SDA)
V
cc
=5.5V, f
SCL
=400kHz, t
WR
=5ms,
Byte write, Page write
V
cc
=5.5V, f
SCL
=400kHz
Random read, current read, sequential read
V
cc
=5.5V, SDA・SCL=V
cc
A0,A1,A2=GND,WP=GND
(2) When the pulse width is 50ns or less, it is -0.8V.
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111½15½001
2/33
TSZ02201-0R2R0G100160-1-2
31.May.2013 Rev.003
BR24G01-3
AC Characteristics
(Unless otherwise specified, Ta=-40℃ to +85℃, Vcc=1.6V to 5.5V)
Parameter
Clock Frequency
Data Clock High Period
Data Clock Low Period
SDA, SCL (INPUT) Rise Time
SDA, SCL (INPUT) Fall Time
SDA (OUTPUT) Fall Time
Start Condition Hold Time
Start Condition Setup Time
Input Data Hold Time
Input Data Setup Time
Output Data Delay Time
Output Data Hold Time
Stop Condition Setup Time
Bus Free Time
Write Cycle Time
Noise Spike Width (SDA and SCL)
WP Hold Time
WP Setup Time
WP High Period
(1) Not 100% TESTED.
Condition Input data level: V
IL
=0.2×V
cc
V
IH
=0.8×V
cc
Input data timing reference level: 0.3×V
cc
/0.7×V
cc
Output data timing reference level: 0.3×V
cc
/0.7×V
cc
Rise/Fall time :
≦20ns
(1)
(1)
(1)
Datasheet
Symbol
f
SCL
t
HIGH
t
LOW
t
R
t
F1
t
F2
t
HD:STA
t
SU:STA
t
HD:DAT
t
SU:DAT
t
PD
t
DH
t
SU:STO
t
BUF
t
WR
t
I
t
HD:WP
t
SU:WP
t
HIGH:WP
Limit
Min
-
0.6
1.2
-
-
-
0.6
0.6
0
100
0.1
0.1
0.6
1.2
-
-
1.0
0.1
1.0
Typ
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Max
400
-
-
1.0
1.0
0.3
-
-
-
-
0.9
-
-
-
5
0.1
-
-
-
Unit
kHz
µs
µs
µs
µs
µs
µs
µs
ns
ns
µs
µs
µs
µs
ms
µs
µs
µs
µs
Serial Input / Output Timing
tR
SCL
70%
30%
70% 70%
30%
tF1
tHIGH
70%
30%
70%
30%
70%
tHD:STA
70%
70%
30%
70%
tLOW
tSU:DAT
tHD:DAT
DATA(1)
70%
30%
DATA(n)
ACK
ACK
70%
D1
D0
SDA
(入力)
(INPUT)
SDA
(出力)
(OUTPUT)
tBUF
tPD
70%
30%
tDH
70%
30%
30%
tWR
30%
30%
○
Input read at the rise edge of SCL
○
Data output in sync with the fall of SCL
tF2
tSU:WP
tHD:WP
STOP CONDITION
Figure 2-(a). Serial Input / Output Timing
Figure 2-(d). WP Timing at Write Execution
70%
70%
70%
DATA(1)
D1
D0
ACK
DATA(n)
ACK
tHIGH:WP
70%
tSU:STA
70%
30%
tHD:STA
tSU:STO
tWR
70%
30%
70%
START CONDITION
STOP CONDITION
Figure 2-(b). Start-Stop Bit Timing
Figure 2-(e). WP Timing at Write Cancel
D0
write data
(n-th address)
ACK
70%
70%
tWR
STOP CONDITION
START CONDITION
Figure 2-(c). Write Cycle Timing
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111½15½001
3/33
TSZ02201-0R2R0G100160-1-2
31.May.2013 Rev.003
BR24G01-3
Block Diagram
A0
1
8
8bit
Word
7bit
Address
Register
Datasheet
1kbit
EEPROM
Array
VCC
A1
2
Address
Decoder
Data
Register
7
WP
START
STOP
A2 3
Control Circuit
ACK
6
SCL
GND 4
High Voltage
Generating Circuit
Power Source
Voltage Detection
5
SDA
Figure 3. Block Diagram
Pin Configuration
(TOP VIEW)
A0
1
2
BR24G01-3
A2
3
6
5
SCL
SDA
8
VCC
A1
7
WP
GND
4
Pin Descriptions
Terminal
Name
A0
A1
A2
GND
SDA
SCL
WP
VCC
Input/
Output
Input
Input
Input
-
Input/
output
Input
Input
-
Descriptions
Slave address setting*
Slave address setting*
Slave address setting*
Reference voltage of all input / output, 0V
Serial data input serial data output
Serial clock input
Write protect terminal
Connect the power source.
*A0, A1 and A2 are not allowed to use as open.
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111½15½001
4/33
TSZ02201-0R2R0G100160-1-2
31.May.2013 Rev.003
BR24G01-3
Typical Performance Curves
Datasheet
6
Ta=-40
℃
Ta= 25
℃
Ta= 85
℃
6
Ta=-40
℃
Ta= 25
℃
Ta= 85
℃
Input High Voltage1,2:
V
IH1
(V)
Input High Voltage:
V
IH1,2
(V)
5
5
Input Low Voltage1,2: V
IL1,2
(V)
Input Low Voltage: V
IL1
(V)
4
4
3
SPEC
2
3
2
1
1
SPEC
0
0
1
2
3
4
5
6
Supply Voltage: Vcc(V)
0
0
1
2
3
4
5
6
Supply Voltage: Vcc(V)
Figure 5. Input Low Voltage1,2 vs Supply Voltage
(A0, A1, A2, SCL, SDA, WP)
Figure 4. Input High Voltage1,2 vs Supply Voltage
(A0, A1, A2, SCL, SDA, WP)
1
Ta=-40
℃
Ta= 25
℃
Ta= 85
℃
1
Ta=-40
℃
Ta= 25
℃
Ta= 85
℃
Output Low Voltage1: V
OL1
(V)
0.6
SPEC
0.4
Output Low Voltage2: V
OL2
(V)
0.8
0.8
0.6
0.4
SPEC
0.2
0.2
0
0
1
2
3
4
5
6
0
0
1
2
3
4
5
6
Output Low Current : I
OL
(mA)
Figure 6. Output Low Voltage1 vs Output Low Current
(V
CC
=2.5V)
Output Low Current : I
OL
(mA)
Figure 7. Output Low Voltage2 vs Output Low Current
(V
CC
=1.6V)
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111½15½001
5/33
TSZ02201-0R2R0G100160-1-2
31.May.2013 Rev.003
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
