电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY7C1019DV-3310VXI

产品描述1-Mbit (128 K × 8) Static RAM
文件大小448KB,共16页
制造商Cypress(赛普拉斯)
下载文档 全文预览

CY7C1019DV-3310VXI概述

1-Mbit (128 K × 8) Static RAM

文档预览

下载PDF文档
CY7C1019DV33
1-Mbit (128 K × 8) Static RAM
1-Mbit (128 K × 8) Static RAM
Features
Functional Description
The CY7C1019DV33 is a high-performance CMOS static RAM
organized as 131,072 words by 8 bits. Easy memory expansion
is provided by an active LOW Chip Enable (CE), an active LOW
Output Enable (OE), and three-state drivers. This device has an
automatic power-down feature that significantly reduces power
consumption when deselected.
Writing to the device is accomplished by taking Chip Enable (CE)
and Write Enable (WE) inputs LOW. Data on the eight I/O pins
(I/O
0
through I/O
7
) is then written into the location specified on
the address pins (A
0
through A
16
).
Reading from the device is accomplished by taking Chip Enable
(CE) and Output Enable (OE) LOW while forcing Write Enable
(WE) HIGH. Under these conditions, the contents of the memory
location specified by the address pins will appear on the I/O pins.
The eight input/output pins (I/O
0
through I/O
7
) are placed in a
high-impedance state when the device is deselected (CE HIGH),
the outputs are disabled (OE HIGH), or during a write operation
(CE LOW, and WE LOW).
The CY7C1019DV33 is available in Pb-free 32-pin 400-Mil wide
Molded SOJ, 32-pin TSOP II and 48-ball VFBGA packages.
Pin- and function-compatible with CY7C1019CV33
High speed
t
AA
= 10 ns
Low Active Power
I
CC
= 60 mA @ 10 ns
Low CMOS Standby Power
I
SB2
= 3 mA
2.0 V Data retention
Automatic power-down when deselected
CMOS for optimum speed/power
Center power/ground pinout
Easy memory expansion with CE and OE options
Available in Pb-free 32-pin 400-Mil wide Molded SOJ, 32-pin
TSOP II and 48-ball VFBGA packages
Logic Block Diagram
INPUTBUFFER
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
CE
WE
OE
A
9
A
10
A
11
A
12
A
13
A
14
A
15
A
16
ROW DECODER
I/O
0
I/O
1
SENSE AMPS
I/O
2
I/O
3
I/O
4
I/O
5
128K × 8
ARRAY
COLUMN
DECODER
POWER
DOWN
I/O
6
I/O
7
Cypress Semiconductor Corporation
Document Number: 38-05481 Rev. *F
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised October 20, 2011
[+] Feedback

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1126  1297  1658  735  1373  25  11  40  15  28 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved