TSM112
3.3V 5V 12V HOUSEKEEPING IC
s
OVER VOLTAGE PROTECTION FOR 3.3V
s
s
s
s
s
s
s
s
s
s
5V AND 12V WITHOUT EXTERNAL COM-
PONENTS
UNDER VOLTAGE PROTECTION FOR 3.3V
5V AND 12V WITHOUT EXTERNAL COM-
PONENTS
OVER VOLTAGE PROTECTION FOR -12V
OR -5V WITH EXTERNAL COMPONENTS
EXTERNALLY ADJUSTABLE UNDER VOLT-
AGE BLANKING DURING POWER UP
POWER GOOD INPUT/OUTPUT
EXTERNALLY ADJUSTABLE PG DELAY
FAULT OUTPUT
REMOTE OUTPUT
EXTERNALLY ADJUSTABLE REMOTE
DELAY
PRECISION VOLTAGE REFERENCE
2kV ESD PROTECTION
N
DIP14
(Plastic Package)
DESCRIPTION
od
(s)
r
P
ct
te
du
le
ro
o
bs
te P
O
le
so
b
O
APPLICATION
IC (3.3V 5V 12V)
ORDER CODE
Part
Number
Temperature
Range
0 to 85°C
0 to 85°C
Package
N
•
D
•
TSM112CN
TSM112CD
The TSM112 integrated circuit incorporates all
sensing circuitry to regulate and protect from over
voltage and under voltage a multiple output power
supply (3.3V, 5V and 12V).
TSM112 incorporates all the necessary functions
for Housekeeping features which allow safe oper-
ation in all conditions, and very high system inte-
gration.
TSM112 integrates a precise voltage reference.
c
u
-
s)
t(
so
b
-O
VS33
VS5
VS12
EP
PI
TUV
GND
b
O
PIN CONNECTIONS
(top view)
so
te
le
ro
P
D
SO14
(Plastic Micropackage)
uc
d
s)
t(
s)
t(
P
te
le
1
2
3
4
5
6
7
od
r
c
u
14
13
12
11
10
9
8
VCC
FAULT
PG
TPG
TREM
REM
VREF
s
PC SMPS Triple Power Line Housekeeping
Marking
TSM112C
M112
N =
Dual in Line Package (DIP)
D =
Small Outline Package (SO) - also available in Tape & Reel (DT)
January 2001
1/7
TSM112
PIN DESCRIPTION
Name
Vcc
Gnd
Vs12
Vs5
Vs33
Pin #
14
7
3
2
1
Type
Power Supply
Power Supply
Analog Input
Analog Input
Analog Input
Function
Positive Power Supply Line
Ground Line. 0V Reference For All Voltages
Over and Under voltage Sense Input Dedicated to the 12V Line
1)
Over and Under voltage Sense Input Dedicated to the 5V Line
1)
Over and Under voltage Sense Input Dedicated to the 3.3V Line
1)
Tuv
6
Timing Capacitor
Adjustable Under voltage Blanking Delay at Power Up (Setting Capacitor)
Fault
13
Open Collector
Fault Output. Fault is high when Over or Under Voltage has been Detected
PI
5
Analog Input
Power Good Input. Detection of the Power Conditions
PG
12
Open Collector
Power Good Output. PG output is High when the Power Conditions are
OK
Tpg
11
Timing Capacitor
Adjustable Power Good Delay (Setting Capacitor)
REM
9
Logic Input
Input Remote Control of the Complete System by the Motherboard
(µController). Remote is active high. Switch OFF/ON of the Power Supply.
Reset of the Complete System after a FAULT Activation.
Trem
10
Timing Capacitor
Adjustable Remote Delay (Setting Capacitor).
Vref
8
Voltage Reference 2.5V Reference for all Voltages
EP
4
Analog Input
Extra Protection Circuit. Can be used for -12V or -5V Over Voltage
Protection.
1.
Over and Under Voltage Inputs can go higher than Vcc within the allowed Max Rating range
ABSOLUTE MAXIMUM RATINGS
Symbol
Vcc
Iout
Io
VFault
Top
Pd
Tstg
ESD
Tuv
EP
PI
PG
Tpg
REM
Trem
DC Supply Voltage
od
(s)
r
P
ct
te
du
le
ro
o
bs
te P
O
le
so
b
O
OPERATING CONDITIONS
Symbol
Vcc
Toper
Parameter
DC Supply Conditions
Operating Free Air Temperature Range
DC Supply Voltage
1)
Output Current Power Good
Output current for the Voltage reference
Fault Ouput
Operating Free Air Temperature Range
Power Dissipation
Storage Temperature
Electrostatic Discharge
Adjustable Under voltage Blanking At Power UP
Extra Protection
Power Good Input
Power Good Output
Adjustable Power Good Delay
Remote Control
Adjustable Remote Delay
c
u
-
s)
t(
b
O
so
te
le
ro
P
uc
d
s)
t(
b
-O
so
P
te
le
od
r
Value
25
c
u
s)
t(
V
mA
mA
V
°C
W
°C
kV
V
V
V
V
V
V
V
Unit
30
20
5
-55 to 125
0.7
-55 to 150
2
5
5
5
5
5
5
5
1. All voltage values, except differential voltage are with respect to network ground terminal.
Value
4.5 to 24
0 to 85
Unit
V
°C
2/7
TSM112
ELECTRICAL CHARACTERISTICS
Tamb = 25°C and Vcc = 17V (unless otherwise
Symbol
Parameter
specified)
Test Condition
Min
Typ
Max
Unit
Total Current Consumption
Icc
Vov33
Vov5
Vov12
Vuv33
Vuv5
Vuv12
Vep
Tfault
Tuv
Thuv
Total Supply Current
Over Voltage and Under Voltage Protection
Over Voltage Sense 3.3V
Over Voltage Sense 5V
Over Voltage Sense12V
Input can go higher than
Vcc
Input can go higher than
Vcc
Input can go higher than
Vcc
3.8
5.8
13.4
2.1
3.7
9.2
4
6.1
14.2
2.3
4
10
1.28
100
300
4.2
6.4
15
2.5
4.3
10.8
V
V
V
V
V
V
V
µs
3
5
mA
Under Voltage Sense 3.3V
Under Voltage Sense 5V
Under Voltage Sense 12V
Extra Over voltage Protection Threshold
Fault Delay Before Latching
Internally Fixed Delay
Under Voltage Blanking During Power Up
Under Voltage Blanking During Power
Up (Vcc rising)
Blanking Threshold
Power Good (PG)
Cuv = 2.2µF
Adjustable Blanking
Vpgth Power Good Voltage Threshold
Vpghyst Power Good Voltage Threshold
Hysteresis
Vpgol Low Output Open Collector Saturation
Voltage
Ipgoh
High Output Open Collector Leakage
Current
Tpgr
Power Good Output Rise Time
Tpgf
Power Good Output Fall Time
Tpg
Power Good Adjustable Delay
PIth
Power Input Detection Threshold
et
ro
ol
bs
te P
O
le
so
b
O
Vfaultol
Ifaultoh
Vremth
Vremih
Iremil
Trem1
Trem2
Vref
Regline
Regline
Line regulation
Regload Load regulation
1)
1. Do not short circuit the Vref Pin
Fault Output Saturation Voltage Level
Fault Output Leakage Current Level
r
P
e
od
c
u
-
s)
t(
s)
t(
Collector Current = 15mA
b
O
so
et
l
P
e
100
od
r
ct
u
s)
(
PG Output = 5V
Load Capacitor = 100pF
Load Capacitor = 100pF
Load Capacitor Cpg=2.2µF
Fault
IFault = 1mA
Vfault = 5V
b
-O
so
P
te
le
100
od
r
1.28
70
1
1
300
1.28
1
1
1.28
c
u
0.4
1
500
s)
t(
ms
V
V
mV
V
µA
µs
µs
ms
V
V
µA
500
uc
d
Remote Control (REM)
0.7
3.3
Load Capacitor
Crem=0.1µF
Load Capacitor
Crem=0.1µF
Voltage Reference
Io = 0mA
Io = 0mA
4.5V<Vcc<24V
Io = 10mA
4.5V<Vcc<24V
0<Io<10mA
2.46
2.5
4
15
25
2.54
10
V
mV
mV
mV
40
40
0.8
3.4
50
50
0.5
60
60
1
V
V
mA
ms
ms
Remote ON/OFF Input Voltage
Threshold
High Input Remote Voltage
Low Input Remote Saturation Current
Remote Adjustable Delay ON to OFF
Remote Adjustable Delay OFF to ON
Internal Voltage Reference
Line regulation
3/7
TSM112
Figure 1 :
Figure 1: Application Schematic
~
PRIMARY
RECT.
MAIN
CONV.
12V
5V
3.3V
12V
5V
3.3V
PWM + OPTO
+ Vref
AUX.
CONV.
Vcc
5Vstby
PWM + OPTO
+ Vref
od
(s)
r
P
ct
te
du
le
ro
o
bs
te P
O
le
so
b
O
Figure 2 :
Internal Schematic
TO
12V
5V
Vs12
Vs5
Vs33
POWER
SUPPLY
3.3V
OUTPUT
Ep
12V
5V
3.3V
FROM
MAIN
CONV.
Vref
c
u
-
s)
t(
FAULT
so
b
-O
Logic
Vcc
b
O
so
te
le
ro
P
uc
d
s)
t(
s)
t(
5Vstby
TSM112
Over & Undervoltage Protection
Reference
P
te
le
od
r
c
u
PG
REM
Sequencer
TSM112
OVP
UVP
LOGIC
SECONDARY
HOUSEKEEPING
PI
PG
FAULT
REM
Trem
Tpg
Vref
UV
BLANK
Gnd
Tuv
4/7
to MOTHERBOARD
TSM112
Figure 3 :
Figure 3 : Detailed Internal Schematic
Vcc
IN 12V
VS12
OUT 12V
Vov12
OVP
Vref
OVP
Tfault
S
R
Vuv12
IN 5V
VS5
OUT 5V
Vov5
OVP
Vref
UVP
Power Up
UV blanking
Tuv
UVP
UVP
Vcc
Trem
Q
1k
FAULT
TSM112
Vuv5
IN 3.3V
VS33
OUT 3.3V
Vov33
OVP
Vref
UVP
od
(s)
r
P
ct
te
du
le
ro
o
bs
te P
O
le
so
b
O
EP
OVP
1.25V
Vuv33
c
u
-
s)
t(
b
O
so
te
le
b
-O
Gnd
so
P
te
le
Tpg
od
r
1.25V
0.8V
c
u
Rem
Pg
Tpg
Cpg
PI
VREF
Vref
TO MOTHERBOARD
r
P
od
uc
Trem
Crem
Tuv
Cuv
s)
t(
s)
t(
3.47V
5/7
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
