电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

UC2842

产品描述1 A SWITCHING CONTROLLER, 500 kHz SWITCHING FREQ-MAX, PDIP8
产品类别半导体    模拟混合信号IC   
文件大小94KB,共11页
制造商ST(意法半导体)
官网地址http://www.st.com/
下载文档 详细参数 全文预览

UC2842概述

1 A SWITCHING CONTROLLER, 500 kHz SWITCHING FREQ-MAX, PDIP8

UC2842规格参数

参数名称属性值
功能数量1
端子数量8
额定输入电压15 V
最大限制输入电压25 V
最小限制输入电压15 V
最大工作温度70 Cel
最小工作温度0.0 Cel
加工封装描述0.300 INCH, MINI, DIP-8
状态DISCONTINUED
工艺BIPOLAR
包装形状矩形的
包装尺寸IN-线
端子形式THROUGH-孔
端子间距2.54 mm
端子涂层锡 铅
端子位置
包装材料塑料/环氧树脂
温度等级COMMERCIAL
控制模式PEAK 电流
控制技术脉冲 宽度 MODULATION
最大输出电流1 A
模拟IC其它类型开关控制器
额定调节电压2.5 V
交换机配置单一的
最大开关频率500 kHz

文档预览

下载PDF文档
®
UC2842/3/4/5
UC3842/3/4/5
CURRENT MODE PWM CONTROLLER
.
.
.
.
.
.
.
.
.
.
.
OPTIMIZED FOR OFF-LINE AND DC TO DC
CONVERTERS
LOW START-UP CURRENT (< 1 mA)
AUTOMATIC FEED FORWARD COMPENSA-
TION
PULSE-BY-PULSE CURRENT LIMITING
ENHANCED LOAD RESPONSE CHARAC-
TERISTICS
UNDER-VOLTAGE LOCKOUT WITH HYSTER-
ESIS
DOUBLE PULSE SUPPRESSION
HIGH CURRENT TOTEM POLE OUTPUT
INTERNALLY TRIMMED BANDGAP REFER-
ENCE
500 KHz OPERATION
LOW R
O
ERROR AMP
Minidip
SO14
DESCRIPTION
TheUC3842/3/4/5family of controlICs provides the
necessary features to implement off-line or DC to
DC fixed frequency current mode control schemes
with a minimal externalparts count.Internallyimple-
mentedcircuits include undervoltagelockout featur-
ing start-up current less than 1 mA, a precision ref-
erence trimmed for accuracy at the error amp input,
logic to insure latched operation, a PWM compara-
torwhich also providescurrentlimit control,and a to-
tem pole output stage designed to source or sink
high peak current. The output stage, suitable for
driving N-Channel MOSFETs, is low in theoff-state.
Differences between members of this family are the
under-voltage lockout thresholds and maximum
duty cycle ranges. The UC3842 and UC3844 have
UVLO thresholds of 16V (on) and 10V (off), ideally
suited off-line applications The corresponding
thresholds for the UC3843 and UC3845 are 8.5 V
and 7.9 V. The UC3842 and UC3843 can operate
to duty cycles approaching 100%. A range of the
zero to < 50 % is obtained by the UC3844 and
UC3845 by the additionof an internal toggle flip flop
which blanks the output off every other clock cycle.
BLOCK DIAGRAM
(toggle flip flop used only in U3844 and UC3845)
October 1998
1/11

推荐资源

热门文章更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 56  2799  1531  2684  680  2  57  31  55  14 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved