Datasheet> 器件分类 > 嵌入式处理器和控制器> 微控制器和处理器> L-FW32207T100-DB

文档预览

L-FW32207T100-DB: 产品描述Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100; 产品类别嵌入式处理器和控制器微控制器和处理器; 文件大小919KB，共86页; 制造商Broadcom(博通); 标准

下载文档详细参数选型对比全文预览文档解析

L-FW32207T100-DB概述

Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100

L-FW32207T100-DB规格参数

参数名称	属性值
是否Rohs认证	符合
厂商名称	Broadcom(博通)
包装说明	ROHS COMPLIANT, TQFP-100
Reach Compliance Code	compliant
地址总线宽度
边界扫描	NO
最大时钟频率	24.578 MHz
通信协议	ASYNC, BIT
最大数据传输速率	50 MBps
外部数据总线宽度
JESD-30 代码	S-PQFP-G100
JESD-609代码	e3
长度	14 mm
低功率模式	YES
串行 I/O 数	2
端子数量	100
最高工作温度	70 °C
最低工作温度
封装主体材料	PLASTIC/EPOXY
封装代码	LFQFP
封装等效代码	QFP100,.63SQ,20
封装形状	SQUARE
封装形式	FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）	250
电源	3.3 V
认证状态	Not Qualified
座面最大高度	1.6 mm
最大供电电压	3.6 V
最小供电电压	3 V
标称供电电压	3.3 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子面层	Matte Tin (Sn)
端子形式	GULL WING
端子节距	0.5 mm
端子位置	QUAD
处于峰值回流温度下的最长时间	40
宽度	14 mm
uPs/uCs/外围集成电路类型	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL

文档解析

FW322 07 T100注重兼容性和互操作性，确保与广泛1394设备的无缝协作。它符合IEEE 1394a-2000和OHCI 1.1标准，支持链接开启功能，并通过扩展BIAS握手时间增强与摄像设备的兼容性。设备在未供电时不驱动TPBIAS，避免总线冲突。操作系统支持包括Microsoft Windows和MacOS，通过Windows硬件兼容性测试。特性包括报告电缆电源故障中断，通过CPS引脚监控电压；支持多重速度包串联和仲裁优化，提升总线效率。PHY核心提供分离的电缆偏置和驱动终止电压，每个端口独立管理。在数据传输方面，等时和异步FIFO设计确保数据完整性，而CRC生成和检查增强可靠性。设备还支持物理层寄存器访问，便于调试。应用场景涵盖消费电子如数字摄像机和存储设备，提供可靠连接。通过自ID包处理和节点识别，设备在总线初始化中高效运作。封装在100-pin TQFP中，便于布局；晶体选择考虑负载电容和布局优化，确保时钟稳定性。该控制器在工业自动化和数据采集系统中提供高鲁棒性，减少维护需求。

文档预览

下载PDF文档

全文
预览

Data Sheet, Rev. 1

October 2006

™

FW322 07 T100

1394a PCI PHY/Link Open Host Controller

1 Features

1394a-2000 OHCI link and PHY core function in a

single device:

— 100-pin TQFP package (also available in a lead-

free package; see ordering information on

page 86.)

— Single-chip link and PHY enable smaller, simpler,

more efficient motherboard and add-in card

designs

— Enables lower system costs

— Leverages proven 1394a-2000 PHY core design

— Demonstrated compatibility with current

Microsoft

Windows

drivers and common applications

— Demonstrated interoperability with existing, as well

as older, 1394 consumer electronics and periph-

erals products

— Feature-rich implementation for high performance

in common applications

— Supports low-power system designs (CMOS

implementation, power management features)

OHCI:

— Complies with the

1394 OHCI 1.1 Specification

— OHCI 1.0 backwards compatible—configurable via

EEPROM to operate in either OHCI 1.0 or

OHCI 1.1 mode

— Complies with

Microsoft Windows

logo program

system and device requirements

— Listed on

Windows

hardware compatibility list

http://testedproducts.windowsmarketplace.com/.

— Compatible with

Microsoft Windows

and

MacOS

operating systems

— 4 Kbyte isochronous transmit FIFO

— 2 Kbyte asynchronous transmit FIFO

— 4 Kbyte isochronous receive FIFO

— 2 Kbyte asynchronous receive FIFO

— Dedicated asynchronous and isochronous

descriptor-based DMA engines

— Eight isochronous transmit contexts

— Eight isochronous receive contexts

— Prefetches isochronous transmit data

— Supports posted write transactions

— Supports parallel processing of incoming physical

read and write requests

— Supports notification (via interrupt) of a failed

1394a-2000 PHY core:

— Compliant with

IEEE

1394a-2000,

Standard for a

High Performance Serial Bus

(Supplement)

— Provides two fully compliant cable ports, each

supporting 400 Mbits/s, 200 Mbits/s, and

100 Mbits/s traffic

— Supports extended BIAS_HANDSHAKE time for

enhanced interoperability with camcorders

— While unpowered and connected to the bus, will

not drive TPBIAS on a connected port even if

receiving incoming bias voltage on that port

— Does not require external filter capacitor for PLL

— Supports link-on as a part of the internal

PHY core-link interface

— 25 MHz crystal oscillator and internal PLL provide

a 50 MHz internal

link-layer controller clock as

well as

transmit/receive data at 100 Mbits/s,

200 Mbits/s, and 400 Mbits/s

— Interoperable across 1394 cable with 1394 phys-

ical layers (PHY core) using 5 V supplies

— Provides node power-class information signaling

for system power management

— Supports ack-accelerated arbitration and fly-by

concatenation

— Supports arbitrated short bus reset to improve

utilization of the bus

— Fully supports suspend/resume

— Supports connection debounce

— Supports multispeed packet concatenation

— Supports PHY pinging and remote PHY access

packets

— Reports cable power fail interrupt when voltage at

CPS pin falls below 7.5 V

— Provides separate cable bias and driver termina-

tion voltage supply for each port

Link:

— Cycle master and isochronous resource manager

capable

— Supports 1394a-2000 acceleration features

PCI:

— Revision 2.3 compliant

— 33 MHz/32-bit operation

— Programmable burst size thresholds for PCI data

transfer

— Supports optimized memory read line, memory

read multiple, and memory write invalidate burst

commands

— Supports

PCI Bus Power Management Interface

Specification

v.1.1

Note:

This device does not support D3cold wakeup,

CLKRUN protocol,

mini PCI

applications, and

CardBus applications. Use the FW322 06

120-pin TQFP device if one or more of these

features are needed.

FW322 07 T100

1394a PCI PHY/Link Open Host Controller

Data Sheet, Rev. 1

October 2006

Table of Contents

Contents

Page

Features .......................................................................................................................................................... 1

1.1 Other Features ....................................................................................................................................... 6

FW322 Functional Overview ........................................................................................................................... 6

FW322 Functional Description ........................................................................................................................ 7

3.1 PCI Core ................................................................................................................................................. 7

3.2 OHCI Data Transfer ................................................................................................................................ 8

3.3 OHCI Isochronous Data Transfer ........................................................................................................... 8

3.4 Isochronous Register Access ................................................................................................................. 9

3.5 OHCI Asynchronous Data Transfer ........................................................................................................ 9

3.6 Asynchronous Register Access .............................................................................................................. 9

3.7 Link Core .............................................................................................................................................. 11

3.8 PHY Core ............................................................................................................................................. 13

Pin Information .............................................................................................................................................. 15

Internal Registers .......................................................................................................................................... 21

5.1 PCI Configuration Registers ................................................................................................................. 21

5.2 Vendor ID Register ............................................................................................................................... 22

5.3 Device ID Register ................................................................................................................................ 22

5.4 PCI Command Register ........................................................................................................................ 23

5.5 PCI Status Register .............................................................................................................................. 24

5.6 Class Code and Revision ID Registers ................................................................................................ 25

5.7 Latency Timer and Cache Line Size Register ...................................................................................... 25

5.8 Header Type and BIST Register .......................................................................................................... 26

5.9 OHCI Base Address Register ............................................................................................................... 26

5.10 PCI Subsystem Identification Register ................................................................................................. 27

5.11 PCI Power Management Capabilities Pointer Register ........................................................................ 27

5.12 Interrupt Line and Pin Register ............................................................................................................. 28

5.13 MIN_GNT and MAX_LAT Register ....................................................................................................... 28

5.14 PCI OHCI Control Register ................................................................................................................... 29

5.15 Capability ID and Next Item Pointer Register ....................................................................................... 29

5.16 Power Management Capabilities Register ........................................................................................... 30

5.17 Power Management Control and Status Register ................................................................................ 31

5.18 Power Management CSR PCI-to-PCI Bridge Support Extensions ....................................................... 32

5.19 Power Management Data ..................................................................................................................... 32

5.20 OHCI Registers .................................................................................................................................... 33

5.21 OHCI Version Register ......................................................................................................................... 36

5.22 GUID ROM Register ............................................................................................................................. 37

5.23 Asynchronous Transmit Retries Register ............................................................................................. 37

5.24 CSR Data Register ............................................................................................................................... 38

5.25 CSR Compare Register ........................................................................................................................ 38

5.26 CSR Control Register ........................................................................................................................... 38

5.27 Configuration ROM Header Register .................................................................................................... 39

5.28 Bus Identification Register .................................................................................................................... 40

5.29 Bus Options Register ............................................................................................................................ 40

5.30 GUID High Register .............................................................................................................................. 41

5.31 GUID Low Register ............................................................................................................................... 41

5.32 Configuration ROM Mapping Register .................................................................................................. 42

5.33 Posted Write Address Low Register ..................................................................................................... 43

5.34 Posted Write Address High Register .................................................................................................... 43

5.35 Vendor ID Register ............................................................................................................................... 43

5.36 Host Controller Control Register ........................................................................................................... 44

5.37 SelfID Buffer Pointer Register .............................................................................................................. 46

Agere Systems Inc.

Data Sheet, Rev. 1

October 2006

FW322 07 T100

1394a PCI PHY/Link Open Host Controller

Table of Contents

(continued)

Contents

Page

5.38 SelfID Count Register ........................................................................................................................... 46

5.39 Isochronous Receive Multiple Channel Mask High (IRMultiChanMaskHi) Register ............................. 47

5.40 Isochronous Receive Multiple Channel Mask Low (IRMultiChanMaskLo) Register ............................. 47

5.41 Interrupt Event (IntEvent) Register ....................................................................................................... 48

5.42 Interrupt Mask (IntMask) Register ........................................................................................................ 50

5.43 Isochronous Transmit Interrupt Event (isoXmitIntMask) Register ........................................................ 52

5.44 Isochronous Transmit Interrupt Mask (isoXmitIntMask) Register ......................................................... 53

5.45 Isochronous Receive Interrupt Event (isoRecvIntEvent) Register ........................................................ 54

5.46 Isochronous Receive Interrupt Mask (isoRecvIntMask) Register ......................................................... 55

5.47 Fairness Control Register ..................................................................................................................... 55

5.48 Link Control Register ............................................................................................................................ 56

5.49 Node Identification Register .................................................................................................................. 57

5.50 PHY Core Layer Control Register ......................................................................................................... 58

5.51 Isochronous Cycle Timer Register ........................................................................................................ 58

5.52 Asynchronous Request Filter High Register ......................................................................................... 59

5.53 Asynchronous Request Filter Low Register .......................................................................................... 59

5.54 Physical Request Filter High Register .................................................................................................. 60

5.55 Physical Request Filter Low Register ................................................................................................... 60

5.56 Asynchronous Context Control Register ............................................................................................... 61

5.57 Asynchronous Context Command Pointer Register ............................................................................. 62

5.58 Isochronous Transmit Context Control (IT DMA ContextControl) Register .......................................... 63

5.59 Isochronous Transmit Context Command Pointer Register ................................................................. 64

5.60 Isochronous Receive Context Control (IR DMA ContextControl) Register ........................................... 65

5.61 Isochronous Receive Context Command Pointer Register .................................................................. 66

5.62 Isochronous Receive Context Match (IR DMA ContextMatch) Register .............................................. 67

5.63 FW322 Vendor-Specific Registers ........................................................................................................ 68

5.64 Isochronous DMA Control ..................................................................................................................... 68

5.65 Asynchronous DMA Control ................................................................................................................. 69

5.66 Link Options .......................................................................................................................................... 70

Internal Register Configuration ..................................................................................................................... 71

6.1 PHY Core Register Map ....................................................................................................................... 71

6.2 PHY Core Register Fields ..................................................................................................................... 72

Crystal Selection Considerations .................................................................................................................. 77

7.1 Load Capacitance ................................................................................................................................. 77

7.2 Adjustment to Crystal Loading .............................................................................................................. 77

7.3 Crystal/Board Layout ............................................................................................................................ 77

Serial EEPROM Interface ............................................................................................................................. 78

ac Characteristics of Serial EEPROM Interface Signals ............................................................................... 78

Solder Reflow and Handling .......................................................................................................................... 81

Absolute Maximum Voltage/Temperature Ratings ........................................................................................ 81

Electrical Characteristics ............................................................................................................................... 82

Timing Characteristics ................................................................................................................................... 84

Outline Diagrams .......................................................................................................................................... 85

14.1 100-Pin TQFP ....................................................................................................................................... 85

Ordering Information ..................................................................................................................................... 86

Agere Systems Inc.

FW322 07 T100

1394a PCI PHY/Link Open Host Controller

Data Sheet, Rev. 1

October 2006

Table of Contents

(continued)

Figure

Page

Figure 1. FW322 Conceptual Block Diagram........................................................................................................... 6

Figure 2. PCI Core Block Diagram...........................................................................................................................7

Figure 3. OHCI Core Block Diagram........................................................................................................................ 8

Figure 4. Link Core Block Diagram ........................................................................................................................ 11

Figure 5. The PHY Core Block Diagram ................................................................................................................12

Figure 6. Pin Assignments for the FW322 07 T100 ...............................................................................................15

Figure 7. Crystal Circuitry ......................................................................................................................................77

Figure 8. Bus Timing..............................................................................................................................................79

Figure 9. Write Cycle Timing..................................................................................................................................79

Figure 10. Data Validity ...........................................................................................................................................79

Figure 11. Start and Stop Definition ........................................................................................................................80

Figure 12. Output Acknowledge..............................................................................................................................80

Table

Page

Table 1. Pin Descriptions ....................................................................................................................................... 16

Table 2. Bit-Field Access Tag Description............................................................................................................. 21

Table 3. PCI Configuration Register Map............................................................................................................. 21

Table 4. PCI Command Register Description........................................................................................................ 23

Table 5. PCI Status Register ................................................................................................................................. 24

Table 6. Class Code and Revision ID Register Description .................................................................................. 25

Table 7. Latency Timer and Class Cache Line Size Register Description ........................................................... 25

Table 8. Header Type and BIST Register Description .......................................................................................... 26

Table 9. OHCI Base Address Register Description............................................................................................... 26

Table 10. PCI Subsystem Identification Register Description ............................................................................... 27

Table 11. Interrupt Line and Pin Register Description........................................................................................... 28

Table 12. MIN_GNT and MAX_LAT Register Description..................................................................................... 28

Table 13. PCI OHCI Control Register Description................................................................................................. 29

Table 14. Capability ID and Next Item Pointer Register Description ..................................................................... 29

Table 15. Power Management Capabilities Register Description ......................................................................... 30

Table 16. Power Management Control and Status Register Description .............................................................. 31

Table 17. Power Management Data Register Description .................................................................................... 32

Table 18. OHCI Register Map ............................................................................................................................... 33

Table 19. OHCI Version Register Description ....................................................................................................... 36

Table 20. GUID ROM Register Description ........................................................................................................... 37

Table 21. Asynchronous Transmit Retries Register Description ........................................................................... 37

Table 22. CSR Data Register Description ............................................................................................................. 38

Table 23. CSR Compare Register Description ...................................................................................................... 38

Table 24. CSR Control Register Description ........................................................................................................ 38

Table 25. Configuration ROM Header Register Description ................................................................................. 39

Table 26. Bus Identification Register Description .................................................................................................. 40

Table 27. Bus Options Register Description .......................................................................................................... 40

Table 28. GUID High Register Description ............................................................................................................ 41

Table 29. GUID Low Register Description ............................................................................................................. 41

Table 30. Configuration ROM Mapping Register Description ................................................................................ 42

Table 31. Posted Write Address Low Register Description ................................................................................... 43

Table 32. Posted Write Address High Register Description .................................................................................. 43

Table 33. Vendor ID Register Description ............................................................................................................. 43

Table 34. Host Controller Control Register Description ......................................................................................... 44

Table 35. SelfID Buffer Pointer Register Description ............................................................................................ 46

Agere Systems Inc.

Data Sheet, Rev. 1

October 2006

FW322 07 T100

1394a PCI PHY/Link Open Host Controller

Table of Contents

(continued)

Table

Page

Table 36. SelfID Count Register Description.......................................................................................................... 46

Table 37. Isochronous Receive Channel Mask High Register Description ............................................................ 47

Table 38. Isochronous Receive Channel Mask Low Register Description ............................................................. 47

Table 39. Interrupt Event Register Description....................................................................................................... 48

Table 40. Interrupt Mask Register Description ....................................................................................................... 50

Table 41. Isochronous Transmit Interrupt Event Register Description ................................................................... 52

Table 42. Isochronous Transmit Interrupt Event Description ................................................................................. 53

Table 43. Isochronous Receive Interrupt Event Description .................................................................................. 54

Table 44. Fairness Control Register Description.................................................................................................... 55

Table 45. Link Control Register Description .......................................................................................................... 56

Table 46. Node Identification Register Description ................................................................................................ 57

Table 47. PHY Core Layer Control Register Description ....................................................................................... 58

Table 48. Isochronous Cycle Timer Register Description ...................................................................................... 58

Table 49. Asynchronous Request Filter High Register Description........................................................................ 59

Table 50. Asynchronous Request Filter Low Register Description ........................................................................ 59

Table 51. Physical Request Filter High Register Description ................................................................................. 60

Table 52. Physical Request Filter Low Register Description.................................................................................. 60

Table 53. Asynchronous Context Control Register Description ............................................................................ 61

Table 54. Asynchronous Context Command Pointer Register Description ............................................................ 62

Table 55. Isochronous Transmit Context Control Register Description ................................................................. 63

Table 56. Isochronous Transmit Context Command Pointer Register Description ................................................ 64

Table 57. Isochronous Receive Context Control Register Description................................................................... 65

Table 58. Isochronous Receive Context Command Pointer Register Description ................................................. 66

Table 59. Isochronous Receive Context Match Register Description .................................................................... 67

Table 60. FW322 Vendor-Specific Registers Description ...................................................................................... 68

Table 61. Isochronous DMA Control Registers Description ................................................................................... 68

Table 62. Asynchronous DMA Control Registers Description ................................................................................ 69

Table 63. Link Options Register Description .......................................................................................................... 70

Table 64. PHY Core Register Map ......................................................................................................................... 71

Table 65. PHY Core Register Fields ...................................................................................................................... 72

Table 66. PHY Core Register Page 0: Port Status Page ....................................................................................... 74

Table 67. PHY Core Register Port Status Page Fields ......................................................................................... 75

Table 68. PHY Core Register Page 1: Vendor Identification Page ........................................................................ 76

Table 69. PHY Core Register Vendor Identification Page Fields ........................................................................... 76

Table 70. ac Characteristics of Serial EEPROM Interface Signals ........................................................................ 78

Table 71. Absolute Maximum Ratings.................................................................................................................... 81

Table 72. Analog Characteristics............................................................................................................................ 82

Table 73. Driver Characteristics ............................................................................................................................. 83

Table 74. Device Characteristics............................................................................................................................ 83

Table 75. Switching Characteristics ....................................................................................................................... 84

Table 76. Clock Characteristics.............................................................................................................................. 84

Agere Systems Inc.

L-FW32207T100-DB相似产品对比

	L-FW32207T100-DB	L-FW32207T100-DT
描述	Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100	Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
是否Rohs认证	符合	符合
厂商名称	Broadcom(博通)	Broadcom(博通)
包装说明	ROHS COMPLIANT, TQFP-100	ROHS COMPLIANT, TQFP-100
Reach Compliance Code	compliant	compliant
边界扫描	NO	NO
最大时钟频率	24.578 MHz	24.578 MHz
通信协议	ASYNC, BIT	ASYNC, BIT
最大数据传输速率	50 MBps	50 MBps
JESD-30 代码	S-PQFP-G100	S-PQFP-G100
JESD-609代码	e3	e3
长度	14 mm	14 mm
低功率模式	YES	YES
串行 I/O 数	2	2
端子数量	100	100
最高工作温度	70 °C	70 °C
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	LFQFP	LFQFP
封装等效代码	QFP100,.63SQ,20	QFP100,.63SQ,20
封装形状	SQUARE	SQUARE
封装形式	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）	250	250
电源	3.3 V	3.3 V
认证状态	Not Qualified	Not Qualified
座面最大高度	1.6 mm	1.6 mm
最大供电电压	3.6 V	3.6 V
最小供电电压	3 V	3 V
标称供电电压	3.3 V	3.3 V
表面贴装	YES	YES
技术	CMOS	CMOS
温度等级	COMMERCIAL	COMMERCIAL
端子面层	Matte Tin (Sn)	Matte Tin (Sn)
端子形式	GULL WING	GULL WING
端子节距	0.5 mm	0.5 mm
端子位置	QUAD	QUAD
处于峰值回流温度下的最长时间	40	40
宽度	14 mm	14 mm
uPs/uCs/外围集成电路类型	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL

推荐资源

本人用12864和51做的简易示波器: 所用元件：AT89S52 + TLC0831 + LCD12864-12 先上一段视频： http://player.youku.com/player.php/sid/XMTQ0MDA3MTY4/v.swf 主程序是这样工作的，先建立一个128字节的数组，AD循环采集12 ......; wjzpp DIY/开源硬件专区

有没有哪位朋友知道有什么仿真软件里有较大的sram和FLASH可用: 有没有哪位朋友知道有什么仿真软件里有较大的sram和FLASH可用，我用的protues里面都没有，如果哪位朋友有含这些元件的元件库能不能给我用用江湖救急！小弟在此先谢过啦~~~~ 没办法急 ......; aboutu 嵌入式系统

MSP430的智能仪表与组态王的通讯设计: 本文采用亚当模块的协议，实现了组态王与多MSP430单片机的直接通信。该方法简单、经济、数据传输稳定，并在实际设计的监控系统中获得了成功运用。 1 引言目前组态王与单片机的通 ......; fish001 微控制器 MCU

EE跟贴发言的奖励: EE的跟贴发言，积极回复，中奖了。哈哈。分享下。谢谢EE！ 238072 ...; liaoyuanhong 聊聊、笑笑、闹闹

大家采集开关量或者说状态量都用什么样的电路: 据我目前所知，一种是用光耦做的，一种是用比较器做的，不知道大家在使用中还有别的方案吗？...; lixiaohai8211 模拟电子

我用vb.net在WinCE下，怎么引用不了System.Media这个类啊？: 如题，谢谢大家了！！...; jiafenyong 嵌入式系统

在PSpice中仿真数字滤波器的传输线设计

　　设计人员使用Pspice时主要是仿真模拟电路。不过，用它也可以仿真数字滤波器。一个数字滤波器中的主要部件是延时元件、加法器和乘法器。加法器和乘法器可以用运算放大器来实现，延时元件可以用一根传输线来仿真。PSpice中的传输线是一种已被遗忘很久的元件，它可以实现数秒的延迟。　　　　例如，图1给出了一个二阶的回归数字滤波器。该滤波器的传递函数是：　　其中，H(z)是数字滤波器的传...[详细]
基于FPGA的核物理实验定标器的设计实现

　　定标器在大学实验中有很广泛的应用，其中近代物理实验中的核物理实验里就有2个实验（G-M计数管和β吸收）要用到高压电源和定标器，而目前现有的设备一般使用的是分立元器件，已严重老化，高压极不稳定，维护也较为困难；另一方面在许多常用功能上明显欠缺，使得学生的实验课难以维持。为此我们提出了一种新的设计方案：采用EDA进行结构设计，充分发挥FPGA（Field Programmable Gate Ar...[详细]
超声便携式设备的系统划分与趋势

　　上世纪90年代初，便携式电话风靡一时，随着电子技术的长足发展，现今的手机除了可以发送电子邮件和短信，还能拍照、查询股票价格、安排会议；当然，也可以同世界上任何地方的任何人通话。　　同样在医疗领域中，以前所谓的便携式超声系统曾装载在手推车上以便于拖拽；而今天的医用超声系统也在持续向小型化发展，并且被医生们称为“新型听诊器”。　　　　超声系统的便携式趋势　　　　由于超声的优...[详细]
医疗器械产品的人机界面设计与控制

　　虽然不当的医械产品设计并不总是和医械产品相关失误联系在一起的。对用户的研究表明，缺乏足够的培训占此类失误原因的70％到90％。但是即便这些责任人可能已经被“责罚”了，还是存在其它对病人造成危害的因素，其中之一就是不当的人机界面设计很多失曝都是隐藏在常规的医疗工作和医械产品使用之中，给不知情的医生和病人带来灾难。医疗器械与用户有直接关系的就是医疗器械的人机界面。人机界面设汁的优劣关系到医...[详细]
2006年中国的RFID产业的回顾与展望

　　我们在2006年的最后一天，盘点一年里RFID产业的发展里程。在“十一五”开局之年，发展政策与规划纷纷出台，引导RFID产业沿着自主、创新、开放和健康的秩序发展，技术创新与应用呈现破茧之势，整个RFID行业正在走出混沌，迎接曙光。　　【RFID射频快报2006年12月31日专稿】我们在2006年的最后一天，盘点一年里RFID产业的发展里程。在“十一五”开局之年，发展政策与规划纷纷出台，引...[详细]
英飞凌首超意法瑞萨工业份额排名第一

　　据市场调研公司Semicast最近发表的研究报告，英飞凌（Infineon）首次在工业市场排名第一，超过了意法半导体（ST）和瑞萨（Renesas）科技。　　据这项反映2007年市场状况的研究报告，英飞凌的市场份额从上一年的6.4%上升到7.5%。意法半导体的份额则从7.8%降至7.0%。瑞萨科技的市场份额从5.4%提高到6.5%。德州仪器（TI）的市场从5.7%上升到6.3%，但它的排...[详细]
高频RFID与超高频RFID的技术应用比较

随着以Gen2为代表的超高频技术正式成为ISO 18000-6C标准，RFID技术在托盘和货箱上的应用日趋成熟，RFID标签用于单品识别提上日程，在下一个里程碑上是超高频还是高频，引起了全球RFID业界的广泛关注。高频与超高频高频RFID标签典型工作频率为13.56MHz，一般以无源为主，标签与阅读器进行数据交换时，标签必须位于阅读器天线辐射的近场区内。高频标签的阅读距离一般情况下小于1...[详细]
台湾晶圆厂登陆将进一步开放政策最快9月出台

　　马英九7月10日表示，晶圆厂赴大陆投资会进一步开放。这是否意味包括晶圆制程朝90纳米及十二英寸晶圆厂近期将可望解禁？台当局“经济部投审会”表示，“经济部”正在研议中，还未决定开放范围，预计八月会紧锣密鼓邀集相关单位及业者协商，晶圆产业进一步开放的具体政策最快九月才会宣布。　　据台湾中广新闻网报道，马英九支持对合理且必要的高科技业，进一步开放登陆投资。这番话被解读目前开放八英寸晶圆及0.1...[详细]
合众达电子与中国科大再建Xilinx联合实验室

　　7月9日上午，中国科技大学与美国赛灵思(XILINX)联合建设的“中国科技大学—XILINX公司联合实验室”揭牌仪式在中国科技大学信息科学技术学院电子科学与技术系隆重举行。　　联合实验室采用了Xilinx公司SPARTAN-3E系列为主的FPGA教学实验开发系统，另外配备多套开发软件，主要承担了中国科技大学“PLD与数字系统设计”研究生课程和电子科学与技术系“电子系统设计”课程的教学任务...[详细]
最新技术为ADC器件发展注入强劲动力

　　10多年来，模数转换器(ADC)作为产业发展助力剂已在工业过程控制、医疗仪器、通信系统和雷达等产品中得到广泛应用。其参数性能的不断提高使得这些‘蓝领’器件能紧跟上最新技术要求。　　2007年2月份在旧金山举办的国际固态电路会议(ISSCC)展示了ADC的丰收成果。有关Nyquist Track的大量论文重新定义了这方面的技术发展水平，其中有两个已进入新的领域。另外也不要忘记来自一般怀疑者...[详细]
一种新颖的电子式PS压力传感器

　　概述　　PS压力传感器是一种利用半导体膜片结构制成的电子式压力传感器，它可将空气压力这一物理量变换成电信号, 并能够高精度、线性地检测出压力的变化。它是松下电工公司近年推出的新产品。　　早在1954年美国C.S.Smith首先确认了半导体压电电阻效应，1955年C.Herring指出：这种压电电阻效应是由于应力的作用，引起导体与价电子带能量状态的变化，以及载流子数量与迁移率变化所产生...[详细]
纳米生物传感器的研制初露曙光

　　由于微小生物电子传感器的问世，现在医生很快就会通过复制或改善人类嗅觉系统的方式，用气味来诊断各种疾病的早期症状。这项新的跨学科技术是由欧盟委员会未来科技部“信息社会科技项目”出资，经西班牙、法国和意大利科学家共同开发测试，最终在天然嗅觉器官的基础上产生出“电子鼻子”。这种“电子鼻子”不仅可以应用于医疗保健行业，还能应用于农业、工业、环保和安全等领域。 “电子鼻子”工程协调员...[详细]
芯片实验室及其发展趋势

　　一、前言　　芯片实验室（Lab-on-a-chip）或称微全分析系统（Miniaturized Total Analysis System, µ-TAS）是指把生物和化学等领域中所涉及的样品制备、生物与化学反应、分离检测等基本操作单位集成或基本集成一块几平方厘米的芯片上，用以完成不同的生物或化学反应过程，并对其产物进行分析的一种技术。它是通过分析化学、微机电加工（MEMS）、计算机、电...[详细]
心电数字无线遥测系统的研制

　　引言无线遥测产品的市场发展迅速，最近业界也掀起了一场无线应用的革命，无线遥测技术已经成为产品竞争力的一个重要因素。从发展的角度来看，医疗监护产品的无线化、网络化是发展趋势，移动型、具备无线联网功能的监护产品将成为未来市场的主流，另外，TELEMEDICINE（远程医疗）的发展也将使无线监护与无线互联技术大有用武之地。无线应用的前景广阔，因此研制开发无线监护产品势在必行。 ...[详细]
数字信号处理芯片的发展和应用

　　数字信号处理作为信号和信息处理的一个分支学科，已渗透到科学研究、技术开发、工业生产、国防和国民经济的各个领域，取得了丰硕的成果。对信号在时域及变换域的特性进行分析、处理，能使我们对信号的特性和本质有更清楚的认识和理解，得到我们需要的信号形式，提高信息的利用程度，进而在更广和更深层次上获取信息。数字信号处理系统的优越性表现为：1.灵活性好：当处理方法和参数发生变化时，处理系统只需通过改变软件设计...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多