电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

C1812S103J5RACTM

产品描述Ceramic Capacitor, Multilayer, Ceramic, 50V, X7R, -/+15ppm/Cel TC, 0.01uF, 1812
产品类别无源元件    电容器   
文件大小771KB,共19页
制造商KEMET(基美)
官网地址http://www.kemet.com
标准
下载文档 详细参数 全文预览

C1812S103J5RACTM概述

Ceramic Capacitor, Multilayer, Ceramic, 50V, X7R, -/+15ppm/Cel TC, 0.01uF, 1812

C1812S103J5RACTM规格参数

参数名称属性值
是否Rohs认证符合
厂商名称KEMET(基美)
包装说明, 1812
Reach Compliance Codecompliant
ECCN代码EAR99
电容0.01 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
高度1 mm
JESD-609代码e3
长度4.5 mm
安装特点SURFACE MOUNT
多层Yes
负容差5%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形式SMT
包装方法TR, EMBOSSED PLASTIC, 7 INCH
正容差5%
额定(直流)电压(URdc)50 V
尺寸代码1812
表面贴装YES
温度特性代码X7R
温度系数15% ppm/°C
端子面层Matte Tin (Sn) - with Nickel (Ni) barrier
端子形状WRAPAROUND
宽度3.2 mm

文档预览

下载PDF文档
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Floating Electrode Design (FE-CAP), X7R Dielectric,
6.3 – 250 VDC (Commercial & Automotive Grade)
Overview
KEMET’s Floating Electrode (FE-CAP) multilayer ceramic
capacitor in X7R dielectric utilizes a cascading internal electrode
design configured to form multiple capacitors in series within a
single monolithic structure. This unique configuration results in
enhanced voltage and ESD performance over standard capacitor
designs while allowing for a fail-open condition if mechanically
damaged (cracked). If damaged, the device may experience
a drop in capacitance but a short is unlikely. The FE-CAP is
designed to reduce the likelihood of a low IR or short circuit
condition and the chance for a catastrophic and potentially costly
failure event.
Driven by the demand for a more robust and reliable component,
the FE-CAP was designed for critical applications where
higher operating temperatures and mechanical stress are a
concern. These capacitors are manufactured in state of the
art ISO/TS 16949:2009 certified facilities and are widely used in
power supplies (input and output filters) and general electronic
applications.
Combined with the stability of an X7R dielectric, the FE-CAP
complements KEMET’s “Open Mode” devices by providing a
fail-safe design optimized for low to mid range capacitance
values. These devices exhibit a predictable change in capacitance
with respect to time and voltage and boast a minimal change in
capacitance with reference to ambient temperature. Capacitance
change is limited to ±15% from -55°C to +125°C.
In addition to Commercial Grade, Automotive Grade devices
are available which meet the demanding Automotive Electronics
Council's AEC–Q200 qualification requirements.
Ordering Information
C
Ceramic
0805
S
104
Capacitance
Code (pF)
K
Capacitance
Tolerance
5
Voltage
R
Dielectric
A
Failure Rate/
Design
A = N/A
C
Termination Finish
1
C = 100% Matte Sn
L = SnPb (5%
minimum)
TU
Packaging/Grade
(C-Spec)
2
Blank = Bulk
TU = 7" Reel
Unmarked
TM = 7" Reel Marked
AUTO = Automotive
Grade 7" Reel
Unmarked
Case Size
Specification/
(L" x W")
Series
0402
0603
0805
1206
1210
1812
S = Floating
2 Significant Digits + J = ±5%
Electrode
Number of Zeros
K = ±10%
M = ±20%
9 = 6.3 V R = X7R
8 = 10 V
4 = 16 V
3 = 25 V
5 = 50 V
1 = 100 V
2 = 200 V
A = 250 V
Additional termination finish options may be available. Contact KEMET for details.
SnPb termination finish option is not available on automotive grade product.
2
Additional reeling or packaging options may be available. Contact KEMET for details.
1
1,2
One world. One KEMET
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1014_X7R_FE-CAP_SMD • 5/30/2013
1
耶鲁大学公开课——电子电路!!!
阿加瓦教授(Prof. Anant Agarwal)是著名多核处理器生产商Tilera®公司的创始人和首席技术官CTO,公司今年更是推出了全球第一款100核处理器,号称性能远超因特尔和AMD。 本课程的设置是 ......
soso 模拟与混合信号
ucos任务调用有问题
我在写基于ucosII任务时,出现这样一个问题。程序如下。这样调用时为什么最终结果LED1,LED2,LED3一直亮任务没有实现抢占调用,但是若把任一个任务注释掉例如//OSTaskCreate (TaskLED1,(void * ......
yhphxj 实时操作系统RTOS
【Silicon Labs BG22-EK4108A 蓝牙开发评测】 II. 进展与障碍
本帖最后由 zhang1gong 于 2022-1-8 10:49 编辑 1生成范例(EXAMPLE PROJECT)项目的代码并运行 运行“Bluetooth - SoC Blinky”成功,在手机端通过app “EFR Connect&rdq ......
zhang1gong Silicon Labs测评专区
请问vs2008的ppc模拟器主程序在哪个目录
exe,不是bin...
wenhanbin 嵌入式系统
用了一个乘法器和3个除法器,代码量不多,但是map步骤跑得特别慢,这是什么原因呢?
用了一个乘法器和3个除法器,代码量不多,但是map步骤跑得特别慢,这是什么原因呢?eeworldpostqq...
Grizabella FPGA/CPLD
是选择数字集成电路设计还是模拟?还是混合Or射频IC?
小弟研究生被西安电子科技大学 集成电路设计方向录取了 但是我对数字,模拟,数模混合,射频,这些集成电路设计的区别与难易程度不是太了解? 大神们能不能给指点一下,从将来前景及选择上, ......
伤城岁月 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1724  472  1812  1847  2839  23  13  7  11  52 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved