LF
BUK9Y107-80E
8 May 2013
PA
K
56
N-channel 80 V, 107 mΩ logic level MOSFET in LFPAK56
Product data sheet
1. General description
Logic level N-channel MOSFET in an LFPAK56 (Power SO8) package using TrenchMOS
technology. This product has been designed and qualified to AEC Q101 standard for use
in high performance automotive applications.
2. Features and benefits
•
•
•
•
Q101 compliant
Repetitive avalanche rated
Suitable for thermally demanding environments due to 175 °C rating
True logic level gate with V
GS(th)
rating of greater than 0.5 V at 175 °C
3. Applications
•
•
•
•
12 V, 24 V and 48 V Automotive systems
Motors, lamps and solenoid control
Transmission control
Ultra high performance power switching
4. Quick reference data
Table 1.
Symbol
V
DS
I
D
P
tot
R
DSon
Quick reference data
Parameter
drain-source voltage
drain current
total power dissipation
Conditions
T
j
≥ 25 °C; T
j
≤ 175 °C
V
GS
= 5 V; T
mb
= 25 °C;
Fig. 1
T
mb
= 25 °C;
Fig. 2
V
GS
= 5 V; I
D
= 5 A; T
j
= 25 °C;
Fig. 11
Min
-
-
-
Typ
-
-
-
Max
80
11.8
37
Unit
V
A
W
Static characteristics
drain-source on-state
resistance
gate-drain charge
-
89.7
107
mΩ
Dynamic characteristics
Q
GD
V
GS
= 5 V; I
D
= 5 A; V
DS
= 64 V;
T
j
= 25 °C;
Fig. 13; Fig. 14
-
2.5
-
nC
Scan or click this QR code to view the latest information for this product
NXP Semiconductors
BUK9Y107-80E
N-channel 80 V, 107 mΩ logic level MOSFET in LFPAK56
5. Pinning information
Table 2.
Pin
1
2
3
4
mb
Pinning information
Symbol Description
S
S
S
G
D
source
source
source
gate
mounting base; connected to
drain
1 2 3 4
G
mbb076
Simplified outline
mb
Graphic symbol
D
S
LFPAK56; Power-
SO8 (SOT669)
6. Ordering information
Table 3.
Ordering information
Package
Name
BUK9Y107-80E
LFPAK56;
Power-SO8
Description
Plastic single-ended surface-mounted package (LFPAK56;
Power-SO8); 4 leads
Version
SOT669
Type number
7. Marking
Table 4.
Marking codes
Marking code
910780E
Type number
BUK9Y107-80E
8. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
V
DS
V
DGR
V
GS
Parameter
drain-source voltage
drain-gate voltage
gate-source voltage
Conditions
T
j
≥ 25 °C; T
j
≤ 175 °C
R
GS
= 20 kΩ
T
j
≤ 175 °C; DC
T
j
≤ 175 °C; Pulsed
I
D
drain current
T
mb
= 25 °C; V
GS
= 5 V;
Fig. 1
T
mb
= 100 °C; V
GS
= 5 V;
Fig. 1
I
DM
P
tot
BUK9Y107-80E
Min
-
-
-10
[1][2]
Max
80
80
10
15
11.8
8.3
47
37
Unit
V
V
V
V
A
A
A
W
-15
-
-
-
-
peak drain current
total power dissipation
T
mb
= 25 °C; pulsed; t
p
≤ 10 µs;
Fig. 4
T
mb
= 25 °C;
Fig. 2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved
Product data sheet
8 May 2013
2 / 13
NXP Semiconductors
BUK9Y107-80E
N-channel 80 V, 107 mΩ logic level MOSFET in LFPAK56
Symbol
T
stg
T
j
I
S
I
SM
E
DS(AL)S
Parameter
storage temperature
junction temperature
Conditions
Min
-55
-55
Max
175
175
Unit
°C
°C
Source-drain diode
source current
peak source current
T
mb
= 25 °C
pulsed; t
p
≤ 10 µs; T
mb
= 25 °C
I
D
= 11.8 A; V
sup
≤ 80 V; R
GS
= 50 Ω;
V
GS
= 5 V; T
j(init)
= 25 °C; unclamped;
Fig. 3
[1]
[2]
[3]
[4]
15
I
D
(A)
10
-
-
11.8
47
A
A
Avalanche ruggedness
non-repetitive drain-source
avalanche energy
[3][4]
-
9.4
mJ
Accumulated pulse duration up to 50 hours delivers zero defect ppm
Significantly longer life times are achieved by lowering T
j
and or V
GS
Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.
Refer to application note AN10273 for further information.
003aaj275
120
P
der
(%)
80
03aa16
5
40
0
0
50
100
150
T
mb
(° C)
200
0
0
50
100
150
T
mb
(°C)
200
Fig. 1.
Continuous drain current as a function of
mounting base temperature
Fig. 2.
Normalized total power dissipation as a
function of mounting base temperature
BUK9Y107-80E
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved
Product data sheet
8 May 2013
3 / 13
NXP Semiconductors
BUK9Y107-80E
N-channel 80 V, 107 mΩ logic level MOSFET in LFPAK56
10
2
I
AL
(A)
10
003aaj276
1
(1)
10
-1
(2)
(3)
10
-2
10
-3
10
-2
10
-1
1
t
AL
(ms)
10
Fig. 3.
Avalanche rating; avalanche current as a function of avalanche time
10
2
I
D
(A)
10
Limit R
DSon
= V
DS
/ I
D
t
p
=10 µ s
100 µ s
1
DC
1 ms
10
-1
10 ms
100 ms
003aaj277
10
-2
1
10
10
2
V
DS
(V)
10
3
Fig. 4.
Safe operating area; continuous and peak drain currents as a function of drain-source voltage
9. Thermal characteristics
Table 6.
Symbol
R
th(j-mb)
Thermal characteristics
Parameter
thermal resistance
from junction to
mounting base
Conditions
Fig. 5
Min
-
Typ
-
Max
4.03
Unit
K/W
BUK9Y107-80E
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved
Product data sheet
8 May 2013
4 / 13
NXP Semiconductors
BUK9Y107-80E
N-channel 80 V, 107 mΩ logic level MOSFET in LFPAK56
Z
th(j-mb)
(K/W)
10
003aai538
δ = 0.5
1
0.2
0.1
0.05
10
-1
0.02
single shot
P
δ=
t
p
T
t
p
10
-2
10
-6
10
-5
10
-4
10
-3
10
-2
10
-1
t
T
t
p
(s)
1
Fig. 5.
Transient thermal impedance from junction to mounting base as a function of pulse duration
10. Characteristics
Table 7.
Symbol
V
(BR)DSS
Characteristics
Parameter
drain-source
breakdown voltage
gate-source threshold
voltage
Conditions
I
D
= 250 µA; V
GS
= 0 V; T
j
= 25 °C
I
D
= 250 µA; V
GS
= 0 V; T
j
= -55 °C
I
D
= 1 mA; V
DS
= V
GS
; T
j
= 25 °C;
Fig. 9; Fig. 10
I
D
= 1 mA; V
DS
= V
GS
; T
j
= -55 °C;
Fig. 9
I
D
= 1 mA; V
DS
= V
GS
; T
j
= 175 °C;
Fig. 9
I
DSS
I
DSS
I
GSS
drain leakage current
drain leakage current
gate leakage current
V
DS
= 80 V; V
GS
= 0 V; T
j
= 25 °C
V
DS
= 80 V; V
GS
= 0 V; T
j
= 175 °C
V
GS
= 10 V; V
DS
= 0 V; T
j
= 25 °C
V
GS
= -10 V; V
DS
= 0 V; T
j
= 25 °C
R
DSon
R
DSon
drain-source on-state
resistance
drain-source on-state
resistance
V
GS
= 5 V; I
D
= 5 A; T
j
= 25 °C;
Fig. 11
V
GS
= 10 V; I
D
= 5 A; T
j
= 25 °C;
Fig. 11
V
GS
= 5 V; I
D
= 5 A; T
j
= 175 °C;
Fig. 12; Fig. 11
Dynamic characteristics
Q
G(tot)
Q
GS
BUK9Y107-80E
Min
80
72
1.4
-
0.5
-
-
-
-
-
-
-
Typ
-
-
1.7
-
-
0.1
-
2
2
89.7
82.4
-
Max
-
-
2.1
2.45
-
1
500
100
100
107
98
269
Unit
V
V
V
V
V
µA
µA
nA
nA
mΩ
mΩ
mΩ
Static characteristics
V
GS(th)
total gate charge
gate-source charge
I
D
= 5 A; V
DS
= 64 V; V
GS
= 5 V;
T
j
= 25 °C;
Fig. 13; Fig. 14
All information provided in this document is subject to legal disclaimers.
-
-
6.2
1.5
-
-
nC
nC
© NXP B.V. 2013. All rights reserved
Product data sheet
8 May 2013
5 / 13
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
