电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74AUP2G07GM

产品描述Buffer, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6
产品类别逻辑    逻辑   
文件大小202KB,共19页
制造商Nexperia
官网地址https://www.nexperia.com
标准
下载文档 详细参数 选型对比 全文预览

74AUP2G07GM概述

Buffer, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6

74AUP2G07GM规格参数

参数名称属性值
是否Rohs认证符合
厂商名称Nexperia
包装说明VSON,
Reach Compliance Codecompliant
系列AUP/ULP/V
JESD-30 代码R-PDSO-N6
JESD-609代码e3
长度1.45 mm
逻辑集成电路类型BUFFER
湿度敏感等级1
功能数量2
输入次数1
端子数量6
最高工作温度125 °C
最低工作温度-40 °C
输出特性OPEN-DRAIN
封装主体材料PLASTIC/EPOXY
封装代码VSON
封装形状RECTANGULAR
封装形式SMALL OUTLINE, VERY THIN PROFILE
峰值回流温度(摄氏度)260
传播延迟(tpd)20.7 ns
认证状态Not Qualified
座面最大高度0.5 mm
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)0.8 V
标称供电电压 (Vsup)1.1 V
表面贴装YES
技术CMOS
温度等级AUTOMOTIVE
端子面层Tin (Sn)
端子形式NO LEAD
端子节距0.5 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
宽度1 mm

74AUP2G07GM文档预览

74AUP2G07
Low-power dual buffer with open-drain output
Rev. 8 — 17 September 2015
Product data sheet
1. General description
The 74AUP2G07 provides two non-inverting buffers with open-drain output. The output of
the device is an open drain and can be connected to other open-drain outputs to
implement active-LOW wired-OR or active-HIGH wired-AND functions.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire V
CC
range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
V
CC
range from 0.8 V to 3.6 V.
This device is fully specified for partial power-down applications using I
OFF
.
The I
OFF
circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
2. Features and benefits
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
Complies with JEDEC standards:
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-B (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F Class 3A exceeds 5000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Low static-power consumption; I
CC
= 0.9
A
(maximum)
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of V
CC
I
OFF
circuitry provides partial power-down mode operation
Multiple package options
Specified from
40 C
to +85
C
and
40 C
to +125
C
NXP Semiconductors
74AUP2G07
Low-power dual buffer with open-drain output
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74AUP2G07GW
74AUP2G07GM
74AUP2G07GF
74AUP2G07GN
74AUP2G07GS
74AUP2G07GX
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
Name
SC-88
XSON6
XSON6
XSON6
XSON6
X2SON6
Description
plastic surface-mounted package; 6 leads
Version
SOT363
Type number
plastic extremely thin small outline package; no leads; SOT886
6 terminals; body 1
1.45
0.5 mm
plastic extremely thin small outline package; no leads; SOT891
6 terminals; body 1
1
0.5 mm
extremely thin small outline package; no leads;
6 terminals; body 0.9
1.0
0.35 mm
extremely thin small outline package; no leads;
6 terminals; body 1.0
1.0
0.35 mm
plastic thermal extremely thin small outline package;
no leads; 6 terminals; body 1
0.8
0.35 mm
SOT1115
SOT1202
SOT1255
4. Marking
Table 2.
Marking
Marking code
[1]
p7
p7
p7
p7
p7
p7
Type number
74AUP2G07GW
74AUP2G07GM
74AUP2G07GF
74AUP2G07GN
74AUP2G07GS
74AUP2G07GX
[1]
The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
Fig 1.
Logic symbol
Fig 2.
IEC logic symbol
Fig 3.
Logic diagram (one gate)
74AUP2G07
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 8 — 17 September 2015
2 of 19
NXP Semiconductors
74AUP2G07
Low-power dual buffer with open-drain output
6. Pinning information
6.1 Pinning
Fig 4.
Pin configuration SOT363
Fig 5.
Pin configuration SOT886
Fig 6.
Pin configuration SOT891, SOT1115 and
SOT1202
Fig 7.
Pin configuration SOT1255 (X2SON6)
6.2 Pin description
Table 3.
Symbol
1A
GND
2A
2Y
V
CC
1Y
Pin description
Pin
1
2
3
4
5
6
Description
data input
ground (0 V)
data input
data output
supply voltage
data output
74AUP2G07
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 8 — 17 September 2015
3 of 19
NXP Semiconductors
74AUP2G07
Low-power dual buffer with open-drain output
7. Functional description
Table 4.
Input
nA
L
H
[1]
Function table
[1]
Output
nY
L
Z
H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF state.
8. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
V
I
I
OK
V
O
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
Parameter
supply voltage
input clamping current
input voltage
output clamping current
output voltage
output current
supply current
ground current
storage temperature
total power dissipation
Conditions
V
I
< 0 V
[1]
Min
0.5
50
0.5
50
[1]
Max
+4.6
-
+4.6
-
+4.6
20
50
-
+150
250
Unit
V
mA
V
mA
V
mA
mA
mA
C
mW
V
O
< 0 V
Active mode and Power-down mode
V
O
= 0 V to V
CC
0.5
-
-
50
65
T
amb
=
40 C
to +125
C
[2]
-
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
For SC-88 package: above 87.5
C
the value of P
tot
derates linearly with 4.0 mW/K.
For X2SON6 and XSON6 packages: above 118
C
the value of P
tot
derates linearly with 7.8 mW/K.
9. Recommended operating conditions
Table 6.
Symbol
V
CC
V
I
V
O
T
amb
t/V
Recommended operating conditions
Parameter
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CC
= 0.8 V to 3.6 V
Active mode and Power-down mode
Conditions
Min
0.8
0
0
40
0
Max
3.6
3.6
3.6
+125
200
Unit
V
V
V
C
ns/V
74AUP2G07
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 8 — 17 September 2015
4 of 19
NXP Semiconductors
74AUP2G07
Low-power dual buffer with open-drain output
10. Static characteristics
Table 7.
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
T
amb
= 25
C
V
IH
HIGH-level input voltage
V
CC
= 0.8 V
V
CC
= 0.9 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 3.0 V to 3.6 V
V
IL
LOW-level input voltage
V
CC
= 0.8 V
V
CC
= 0.9 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 3.0 V to 3.6 V
V
OL
LOW-level output voltage
V
I
= V
IH
or V
IL
I
O
= 20
A;
V
CC
= 0.8 V to 3.6 V
I
O
= 1.1 mA; V
CC
= 1.1 V
I
O
= 1.7 mA; V
CC
= 1.4 V
I
O
= 1.9 mA; V
CC
= 1.65 V
I
O
= 2.3 mA; V
CC
= 2.3 V
I
O
= 3.1 mA; V
CC
= 2.3 V
I
O
= 2.7 mA; V
CC
= 3.0 V
I
O
= 4.0 mA; V
CC
= 3.0 V
I
I
I
OZ
I
OFF
I
OFF
I
CC
I
CC
C
I
C
O
V
IH
input leakage current
OFF-state output current
power-off leakage current
additional power-off
leakage current
supply current
additional supply current
input capacitance
output capacitance
HIGH-level input voltage
V
I
= GND to 3.6 V; V
CC
= 0 V to 3.6 V
V
I
= V
IH
; V
O
= 0 V to 3.6 V; V
CC
= 0 V
to 3.6 V
V
I
or V
O
= 0 V to 3.6 V; V
CC
= 0 V
V
I
or V
O
= 0 V to 3.6 V;
V
CC
= 0 V to 0.2 V
V
I
= GND or V
CC
; I
O
= 0 A;
V
CC
= 0.8 V to 3.6 V
V
I
= V
CC
0.6 V; I
O
= 0 A; V
CC
= 3.3 V
V
CC
= 0 V to 3.6 V; V
I
= GND or V
CC
V
O
= GND; V
CC
= 0 V
V
CC
= 0.8 V
V
CC
= 0.9 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 3.0 V to 3.6 V
V
IL
LOW-level input voltage
V
CC
= 0.8 V
V
CC
= 0.9 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 3.0 V to 3.6 V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.70
V
CC
0.65
V
CC
1.6
2.0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.7
0.9
-
-
-
-
-
-
-
-
0.1
0.31
0.31
0.31
0.44
0.31
0.44
0.1
0.1
0.2
0.2
0.5
40
-
-
-
-
-
-
V
V
V
V
V
V
V
A
A
A
A
A
A
pF
pF
V
V
V
V
0.3
V
CC
V
0.70
V
CC
0.65
V
CC
1.6
2.0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
V
V
V
V
Conditions
Min
Typ
Max
Unit
0.30
V
CC
V
0.35
V
CC
V
0.7
0.9
V
V
T
amb
=
40 C
to +85
C
0.30
V
CC
V
0.35
V
CC
V
0.7
0.9
V
V
74AUP2G07
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 8 — 17 September 2015
5 of 19

74AUP2G07GM相似产品对比

74AUP2G07GM 74AUP2G07GW 74AUP2G07GN 74AUP2G07GS 74AUP2G07GF
描述 Buffer, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6 Buffer, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6 Buffer, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6 Buffer, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6 Buffer, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, PDSO6
是否Rohs认证 符合 符合 符合 符合 符合
厂商名称 Nexperia Nexperia Nexperia Nexperia Nexperia
包装说明 VSON, TSSOP, SON, VSON, VSON,
Reach Compliance Code compliant compliant compliant compliant compliant
系列 AUP/ULP/V AUP/ULP/V AUP/ULP/V AUP/ULP/V AUP/ULP/V
JESD-30 代码 R-PDSO-N6 R-PDSO-G6 R-PDSO-N6 S-PDSO-N6 S-PDSO-N6
JESD-609代码 e3 e3 e3 e3 e3
长度 1.45 mm 2 mm 1 mm 1 mm 1 mm
逻辑集成电路类型 BUFFER BUFFER BUFFER BUFFER BUFFER
湿度敏感等级 1 1 1 1 1
功能数量 2 2 2 2 2
输入次数 1 1 1 1 1
端子数量 6 6 6 6 6
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -40 °C -40 °C -40 °C -40 °C -40 °C
输出特性 OPEN-DRAIN OPEN-DRAIN OPEN-DRAIN OPEN-DRAIN OPEN-DRAIN
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 VSON TSSOP SON VSON VSON
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR SQUARE SQUARE
封装形式 SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, VERY THIN PROFILE
峰值回流温度(摄氏度) 260 260 260 260 260
传播延迟(tpd) 20.7 ns 20.7 ns 20.7 ns 20.7 ns 20.7 ns
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 0.5 mm 1.1 mm 0.35 mm 0.35 mm 0.5 mm
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 0.8 V 0.8 V 0.8 V 0.8 V 0.8 V
标称供电电压 (Vsup) 1.1 V 1.1 V 1.1 V 1.1 V 1.1 V
表面贴装 YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS
温度等级 AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
端子面层 Tin (Sn) Tin (Sn) Tin (Sn) Tin (Sn) Tin (Sn)
端子形式 NO LEAD GULL WING NO LEAD NO LEAD NO LEAD
端子节距 0.5 mm 0.65 mm 0.3 mm 0.35 mm 0.35 mm
端子位置 DUAL DUAL DUAL DUAL DUAL
处于峰值回流温度下的最长时间 30 30 30 30 30
宽度 1 mm 1.25 mm 0.9 mm 1 mm 1 mm

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2202  473  2040  2281  765  45  10  42  46  16 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved