MXO45LV/MXO45HSLV
METAL DIP CLOCK OSCILLATOR
FEATURES
•
•
•
•
•
Standard 14 Pin or 8 Pin DIP Footprint
HCMOS/TTL Compatible
Fundamental and 3
rd
Overtone Crystals
Frequency Range 1.0 – 50 MHz
Frequency Stability, ±50 ppm Standard
(±25 ppm and ±20 ppm available)
•
+3.3Vdc Operation
•
Operating Temperature to –40°C to +85°C
•
Output Enable Option
•
RoHS/Green Compliant
DESCRIPTION
The MXO45LV/MXO45HSLV is a DIP packaged
Clock oscillator offering reliable performance at
an economical cost. The enhanced stability
means it is the perfect choice for today’s
communications applications that require tight
frequency control.
ORDERING INFORMATION
MXO
SUPPLY VOLTAGE
45LV = 14 Pin DIP/STD Output
45TLV = 14 Pin DIP/Tristate Output
45HSLV = 8 Pin DIP/STD Output
45HSTLV = 8 Pin DIP/Tristate Output
FREQUENCY STABILITY
6
5
3
2
=
=
=
=
±
±
±
±
20 ppm
(-20°C to +70°C only)
25 ppm
50 ppm (standard)
100 ppm
-
-
M
FREQUENCY IN MHz
M - indicates MHz and decimal point.
Frequency is recorded with minimum 4
significant digits to the right of the "M".
OPERATING TEMPERATURE RANGE
C = -20°C to +70°C (standard)
I = -40°C to +85°C
Example Part Number: MXO45LV-3C-32M7680 or MXO45HSLV-3C-32M7680
Document No. 008-0278-0
Page 1 - 5
Rev. C
٠ ٠ ٠
CTS Electronic Components, Inc.
٠
171 Covington Drive
٠
Bloomingdale, IL 60108
٠ ٠ ٠
٠ ٠ ٠
www.ctscorp.com
٠ ٠ ٠
MXO45LV/MXO45HSLV
Metal DIP Clock Oscillator
ELECTRICAL CHARACTERISTICS
PARAMETER
Maximum Supply Voltage
Storage Temperature
Frequency Range
Frequency Stability
(See Note 1 and Ordering Information)
Absolute Maximums
SYMBOL
V
CC
T
STG
f
O
∆f/f
O
T
A
V
CC
I
CC
C
L
CONDITIONS
-
-
-
-
-
± 10 %
1.5 MHz to 20 MHz
20.1 MHz to 50 MHz
1.5 MHz to 50 MHz
1.5 MHz to 50 MHz
CMOS Load
10 TTL LOAD
CMOS
TTL Load
V
OH
= 2.2V
V
CC
= 3.0V
V
OL
= 0.4V
V
CC
= 3.0V
@ 50% Level
@ 10% - 90% Levels
1.5 MHz to 25 MHz
25.1 MHz to 50 MHz
Application of V
CC
MIN
-0.5
-55
1.5
-
-20
-40
3.0
C
L
=50pF
C
L
=50pF
-
-
-
-
0.9*V
CC
V
CC
-0.6V
-
-
-
45
C
L
=50pF
C
L
=50pF
-
-
-
TYP
-
-
-
-
25
3.3
7
-
-
-
-
-
-
-
6
3
-
20
MAX
7.0
125
50
20,25,50
or 100
UNIT
V
°C
MHz
± ppm
°C
V
mA
pF
TTL
Operating Temperature
Commercial
Industrial
Supply Voltage
Supply Current
Output Load
CMOS
TTL
Output Voltage Levels
Logic '1' Level
Logic '0' Level
Output Current
Logic '1' Level
Logic '0' Level
Output Duty Cycle
Rise and Fall Time
70
85
3.6
12
40
50
10
-
0.1*V
CC
0.4
-8
8
55
8
4
10
Electrical and Waveform Parameters
V
OH
V
OL
I
OH
I
OL
SYM
T
R
, T
F
V
mA
%
ns
ms
V
ms
ps RMS
Start Up Time
Enable Function
(See Note 2)
T
S
Enable Input Voltage
Disable Input Voltage
Enable Time
Phase Jitter
V
IH
V
IL
T
PLZ
tjms
Pin 1 Logic '1', Output Enabled
Pin 1 Logic '0', Output Disabled
Pin 1 Logic '1'
Bandwidth 12 kHz - 20 MHz
2.0
-
-
-
-
-
-
-
-
0.8
10
1
Notes:
1. Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and first year aging at an average
operating temperature of +40 °C.
2. Reference CTS Application Note 014-0002-0.
Document No. 008-0278-0
Page 2 - 5
Rev. C
٠ ٠ ٠
CTS Electronic Components, Inc.
٠
171 Covington Drive
٠
Bloomingdale, IL 60108
٠٠٠
MXO45LV/MXO45HSLV
Metal DIP Clock Oscillator
CMOS/TTL OUTPUT WAVEFORM
Tr
Tf
TEST CIRCUIT, CMOS LOAD
V
OH
90%, 80%, 2.4V
+
mA
-
14 or 8
8 or 5
C
L
7 or 4
capacitance.
50%, 1.5V
+
POWER
SUPPLY
+
VM
-
0.01uF
D.U.T.
1
10%, 20%, 0.5V
UPTIME (t)
PERIOD (T)
-
V
OL
Enable Input or N.C.
DUTY CYCLE = t/T x 100 (%)
ENABLE TRUTH TABLE
PIN 1
Logic ‘1’
Open
Logic ‘0’
PIN 5 or PIN 8
Output
Output
High Imp.
D.U.T. PIN ASSIGNMENTS
PIN
1
7 or 4
8 or 5
14 or 8
SYMBOL
EOH
GND
Output
V
CC
DESCRIPTION
Enable Input
Circuit & Package Ground
RF Output
Supply Voltage
MECHANICAL SPECIFICATIONS
PACKAGE DRAWING
DIP-14
FOR REFERENCE
ONLY. THE NUMBERS
ARE NOT MARKED
ON BOTTOM.
20.574
.810
5.080
MAX
.200
6.350 ± .508
.250 ± .020
MAX
DENOTES PIN 1
1
.711 ± .330
.028 ± .013
.432/.508
.017/.020
1.524
TYP.
.060
7.620 ± .127
.300 ± .005
7
12.954
.510
MAX
14
8
1.524
TYP.
.060
MXO45LV
XXXMXXXX
CTS ST
●
YYWW **
KEY:
MM
INCH
15.240 ± .127
.600 ± .005
MARKING INFORMATION
1. XXXMXXXX - Frequency marked with 4 significant digits after the ‘M’.
2. ST – Frequency stability/temperature code.
(Reference Ordering Information.)
3. YYWW – Date code, YY – year, WW – week.
4. ** - Manufacturing Site Code.
NOTES
1. Lead finish (e1), SnAgCu.
2. Reflow conditions per JEDEC J-STD-020.
Document No. 008-0278-0
Page 3 - 5
Rev. C
٠ ٠ ٠
CTS Electronic Components, Inc.
٠
171 Covington Drive
٠
Bloomingdale, IL 60108
٠٠٠
MXO45LV/MXO45HSLV
Metal DIP Clock Oscillator
PACKAGE DRAWING
DIP-8
DENOTES
PIN 1
5.080
MAX
.200
6.350 ± .508
.250 ± .020
.432/.508
.017/.020
.660/1.016
.026/.040
12.954
.510
MAX
FOR REFERENCE
ONLY. THE NUMBERS
ARE NOT MARKED
ON BOTTOM.
1
4
7.620 ± .127
.300 ± .005
8
5
2.540
.100
7.620 ± .127
MXO45HSLV
XXXMXXXX
CTS ST
●
YYWW **
KEY:
MM
INCH
.300 ± .005
12.954
MAX
.510
NOTE:
3 OR 4
STANDOFFS
ALLOWED
MARKING INFORMATION
1. XXXMXXXX - Frequency marked with 4 significant digits after the ‘M’.
2. ST – Frequency stability/temperature code.
(Reference Ordering Information.)
3. YYWW – Date code, YY – year, WW – week.
4. ** - Manufacturing Site Code.
NOTES
1. Lead finish (e1), SnAgCu.
2. Reflow conditions per JEDEC J-STD-020.
Document No. 008-0278-0
Page 4 - 5
Rev. C
٠ ٠ ٠
CTS Electronic Components, Inc.
٠
171 Covington Drive
٠
Bloomingdale, IL 60108
٠٠٠
MXO45LV/MXO45HSLV
Metal DIP Clock Oscillator
ENVIRONMENTAL SPECIFICATIONS
Temperature Cycle:
Mechanical Shock:
Sinusoidal Vibration:
Gross Leak:
Fine Leak:
Resistance to Solder Heat:
High Temperature Operating Bias:
Frequency Aging:
Moisture Sensitivity Level:
400 cycles from –55°C to +125°C, 10 minute dwell at each temperature, 1
minute transfer time between temperatures.
1,500g’s, 0.5mS duration, ½ sinewave, 3 shocks each direction along 3
mutually perpendicular planes (18 total shocks).
0.06 inches double amplitude, 10 to 55 Hz and 20g’s, 55 to 2,000 Hz, 3 cycles
each in 3 mutually perpendicular planes (9 times total).
No leak shall appear while immersed in an FC40 or equivalent liquid at
+125°C for 20 seconds.
Mass spectrometer leak rates less than 2x10
-8
ATM cc/sec air equivalent.
Product must survive 3 reflows of +260°C peak, 10 seconds maximum.
2,000 hours at +125°C, maximum bias, disregarding frequency shift.
1,000 hours at +85°C, full bias, less than ±5 ppm shift.
Level 1 per JEDEC J-STD-020.
QUALITY AND RELIABILITY
Quality systems meet or exceed the requirements of ISO 9000:2000 standards.
Document No. 008-0278-0
Page 5 - 5
Rev. C
٠ ٠ ٠
CTS Electronic Components, Inc.
٠
171 Covington Drive
٠
Bloomingdale, IL 60108
٠٠٠
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
