电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IDT23S05E-1DCI

产品描述PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, SOIC-8
产品类别逻辑    逻辑   
文件大小50KB,共8页
制造商IDT (Integrated Device Technology)
下载文档 详细参数 全文预览

IDT23S05E-1DCI概述

PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, SOIC-8

IDT23S05E-1DCI规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
零件包装代码SOIC
包装说明SOP, SOP8,.25
针数8
Reach Compliance Code_compli
系列23S
输入调节STANDARD
JESD-30 代码R-PDSO-G8
JESD-609代码e0
长度4.9276 mm
逻辑集成电路类型PLL BASED CLOCK DRIVER
最大I(ol)0.008 A
湿度敏感等级1
功能数量1
反相输出次数
端子数量8
实输出次数4
最高工作温度85 °C
最低工作温度-40 °C
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装等效代码SOP8,.25
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)240
电源3.3 V
传播延迟(tpd)0.35 ns
认证状态Not Qualified
Same Edge Skew-Max(tskwd)0.25 ns
座面最大高度1.7272 mm
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn85Pb15)
端子形式GULL WING
端子节距1.27 mm
端子位置DUAL
处于峰值回流温度下的最长时间20
宽度3.937 mm
最小 fmax200 MHz
Base Number Matches1

文档预览

下载PDF文档
IDT23S05E
3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
3.3V ZERO DELAY CLOCK
BUFFER, SPREAD SPECTRUM
COMPATIBLE
FEATURES:
Phase-Lock Loop Clock Distribution
10MHz to 200MHz operating frequency
Distributes one clock input to one bank of five outputs
Zero Input-Output Delay
Output Skew < 250ps
Low jitter <200 ps cycle-to-cycle
IDT23S05E-1 for Standard Drive
IDT23S05E-1H for High Drive
No external RC network required
Operates at 3.3V V
DD
Power down mode
Spread spectrum compatible
Available in SOIC package
IDT23S05E
The IDT23S05E is a high-speed phase-lock loop (PLL) clock buffer,
designed to address high-speed clock distribution applications. The zero
delay is achieved by aligning the phase between the incoming clock and
the output clock, operable within the range of 10 to 200MHz.
The IDT23S05E is an 8-pin version of the IDT23S09E. IDT23S05E
accepts one reference input, and drives out five low skew clocks. The -1H
version of this device operates up to 200MHz frequency and has a higher
drive than the -1 device. All parts have on-chip PLLs which lock to an input
clock on the REF pin. The PLL feedback is on-chip and is obtained from the
CLKOUT pad. In the absence of an input clock, the IDT23S05E enters
power down. In this mode, the device will draw less than 12µA for
Commercial Temperature range and less than 25µA for Industrial tempera-
ture range
,
the outputs are tri-stated, and the PLL is not running, resulting
in a significant reduction of power.
The IDT23S05E is characterized for both Industrial and Commercial
operation.
DESCRIPTION:
FUNCTIONAL BLOCK DIAGRAM
8
CLKOUT
REF
1
PLL
Control
Logic
3
CLK1
2
CLK2
5
7
CLK3
CLK4
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c
2003
Integrated Device Technology, Inc.
OCTOBER 2003
DSC - 6398/5

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1464  2804  2029  1550  812  54  47  49  27  37 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved