HSMP-381Z
Low Distortion Attenuator RF PIN Diodes
In Surface Mount SOD-323 Package
Data Sheet
Description/Applications
Avago Technologies’ HSMP-381Z is designed for low dis-
tortion attenuator applications. It is housed in a low cost,
industrial standard surface mount package - SOD-323. This
package offers customers who already use them in SOT-
23 and SOT-323 packages, a logical transition to a smaller
package outline to accommodate end product design with
limited board space.
The HSMP-381Z has low distortion and high IP3 charac-
teristics. The device can operate in microwave frequen-
cies and suitable to be used as attenuating circuits in
Infrastructure and CATV applications.
A SPICE model is not available for PIN diodes as SPICE
does not provide for a key PIN diode characteristic --
carrier lifetime.
Features
•
2 Leads Surface Mount Package
•
Low Distortion Attenuating
•
Microwave Frequency Operation
•
Tape and Reel Options Available
•
Low Failure in Time (FIT) Rate
•
MSL1 & Lead Free
Package Marking and Pin Connections
cathode
K?
Anode
Note:
Package marking provides orientation and identification
“K” = Device Code
“?” = Month code indicates the month of manufacture
Table 1. Absolute Maximum Ratings
[1]
at Tc = +25°C
Symbol
I
f
P
IV
T
j
T
stg
q
jb
Parameter
Forward Current (1 µs Pulse)
Peak Inverse Voltage
Junction Temperature
Storage Temperature
Thermal Resistance
[2]
Unit
Amp
V
°C
°C
°C/W
Max Rating
1
100
150
-60 to 150
135
Notes:
1. Operation in excess of any one of these conditions may result in permanent damage to the device.
2. Thermal Resistance is measured from junction to board using IR method.
Table 2. Electrical Specifications at Tc = +25°C
Minimum
Breakdown
Voltage
V
BR
(V)
100
Test
Conditions
V
R
= V
BR
Measure
I
R
≤ 10uA
Maximum
Total
Capacitance
C
T
(pF)
0.35
V
R
= 50V
f = 1MHz
Minimum
Resistance
at I
F
= 0.01mA,
R
H
(Ω)
1500
I
F
= 0.01mA
f = 100MHz
Maximum
Resistance
at I
F
= 20mA,
R
L
(Ω)
10
I
F
= 20mA
f = 100MHz
Maximum
Resistance
at I
F
= 100mA,
R
T
(Ω)
3.0
I
F
= 100mA
f = 100MHz
Resistance
at I
F
= 1mA,
R
M
(Ω)
48 to 70
IF = 1mA
f = 100MHz
Note : Rs parameters are tested under AQL 1.0
Table 3. Typical Parameters at Tc = +25°C
Carrier
Lifetime
t
(ns)
1500
Test
Conditions
I
F
= 50mA
I
R
= 250mA
Reverse
Recovery Time
T
rr
(ns)
300
V
R
= 10V
I
F
= 20mA
90% Recovery
Total
Capacitance
C
T
(pF)
0.27
V
R
= 50V
f = 1MHz
2
Typical Performance Curves at Tc = +25°C
10000
T
A
= +85˚C
T
A
= +25˚C
T
A
= -55˚C
FORWARD CURRENT (mA)
RF RESISTANCE (OHMS)
1000
10.00
100.00
100
1.00
10
0.10
+125˚C
+25˚C
-50˚C
1
0.01
0.01
0.10
1.00
10.00
100.00
FORWARD CURRENT (mA)
0
0.2
0.4
0.6
0.8
FORWARD VOLTAGE (V)
1
1.2
Figure 1. RF Resistance vs. Forward Bias Current
Figure 2. Forward Current vs. Forward Voltage
0.50
0.45
INPUT INTERCEPT POINT (dBm)
TOTAL CAPACITANCE (pF)
0.40
0.35
0.30
0.25
0.20
0.15
0
2
4
6
8
10
12
14
16
18
20
REVERSE VOLTAGE (V)
Figure 3. RF Capacitance vs. Reverse Bias
1 MHz
120
110
100
90
80
70
60
50
Diode Mounted as a
Series Attenuator
in a 50 Ohm Microstrip
and tested at 123 MHz
30 MHz
40
1000
100
10
DIODE RF RESISTANCE (OHMS)
Figure 4. 2nd Harmonic Input Intercept Point vs. Diode RF Resistance
Note:
3. Typical values were derived using limited samples during initial product characterization and may not be representative of the overall distribu-
tion.
3
Package Outline and Dimension
B
CATHODE MARK
1
K
G
PCB Footprint
0.8
L
0.9
H
F
2.3
Dimension in mm
C
I
E
2
D
A
J
M
M
DIM
A
B
C
D
E
F
G
H
I
J
K
L
M4
MILLIMETERS
_
2.50 +0.2
_
1.25 +0.05
_
0.90 + 0.05
0.30+0.06/-0.04
_
1.70 + 0.05
MIN 0.17
_
0.126 +0.03
0~0.1
1.0 MAX
_
0.15 +0.05
0.4
2 +4/-2
~6
Device Orientation
REEL
Top View
4 mm
End View
CARRIER
TAPE
USER
FEED
DIRECTION
COVER TAPE
8 mm
K?
K?
K?
K?
K?
K?
K?
K?
Note: "K" represents package marking code
"?" represents date code
Tape Dimensions
Specification < Unit: mm >
A. hole pitch : 50 Pitch Tolerance : 200 ± 0.3
Part Number Ordering Information
Part number
HSMP-381Z-BLKG
HSMP-381Z-TR1G
No. of Units
100
3000
Container
Anti-static bag
7” reel
For product information and a complete list of distributors, please go to our web site:
www.avagotech.com
Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Limited in the United States and other countries.
Data subject to change. Copyright © 2006 Avago Technologies Limited. All rights reserved. Obsoletes
AV01-0331EN
AV02-0406 - July 31, 2007
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
