电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

UPD703041Y

产品描述V850/SV1TM 32-/16-BIT SINGLE-CHIP MICROCONTROLLERS
文件大小250KB,共44页
制造商NEC ( Renesas )
官网地址https://www2.renesas.cn/zh-cn/
下载文档 全文预览

UPD703041Y概述

V850/SV1TM 32-/16-BIT SINGLE-CHIP MICROCONTROLLERS

文档预览

下载PDF文档
PRELIMINARY DATA SHEET
MOS INTEGRATED CIRCUIT
µ
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y
V850/SV1
32-/16-BIT SINGLE-CHIP MICROCONTROLLERS
TM
DESCRIPTION
The
µ
PD703039, 703039Y, 703040, 703040Y, 703041, and 703041Y (collectively known as the V850/SV1) are
products in the low-power series of V850 Family
TM
products, which are NEC’s single-chip microcontrollers for real-
time control.
The V850/SV1 employs the CPU core of the V850 Family, and has on-chip peripheral functions such as large
capacity ROM/RAM, a multi-function timer/counter, serial interface, A/D converter, DMA controller, PWM, and a
Vsync/Hsync separation circuit.
The V850/SV1 not only realizes the low power consumption necessary for applications such as camcorders, but
also extremely high cost performance.
Detailed function descriptions are provided in the following user’s manuals. Be sure to read them before
designing.
V850/SV1 User’s Manual Hardware
: U14462E
V850 Family User’s Manual Architecture : U10243E
FEATURES
{
Number of instructions: 74
{
Minimum instruction execution time:
62.5 ns (@ 16 MHz operation with main system clock)
{
General-purpose registers: 32 bits
×
32 registers
{
Instruction set (signed multiplication, saturation
operations, 32-bit shift instructions, bit manipulation
instructions, load/store instructions)
{
Memory space:
16 MB linear address space
Memory block allocation function: 2 MB per block
{
External bus: 16-bit multiplexed bus
{
Internal memory:
{
10-bit resolution A/D converter: 16 channels
{
Timer/counter
24-bit: 2 channels, 16-bit: 2 channels
8-bit: 8 channels
{
Watchdog timer: 1 channel
{
DMA controller: 6 channels
{
Interrupts and exceptions
Non-maskable interrupt: 2 sources
Maskable interrupt
:
µ
PD703039, 703040, 703041 (51 sources)
:
µ
PD703039Y, 703040Y, 703041Y (52 sources)
Software exception: 32 sources
Exception trap: 1 source
{
Serial interface (SIO)
Asynchronous serial interface (UART)
Clocked serial interface (CSI)
3-wire variable length serial interface (CSI4)
I
2
C bus interface (I
2
C) (
µ
PD703039Y, 703040Y,
703041Y)
{
RTP: 8 bits
×
2 channels or 4 bits
×
4 channels
30.5
µ
s (@ 32.768 kHz operation with subsystem clock)
{
Watch timer: 1 channel
µ
PD703039, 703039Y
(ROM: 256 KB, RAM: 8 KB)
µ
PD703040, 703040Y
(ROM: 256 KB, RAM: 16 KB)
µ
PD703041, 703041Y
(ROM: 192 KB, RAM: 8 KB)
{
I/O lines Total: 151
The information contained in this document is being issued in advance of the production cycle for the
device. The parameters for the device may change before final production or NEC Corporation, at its own
discretion, may withdraw the device prior to its production.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. U13953EJ1V0DS00 (1st edition)
Date Published March 2000 N CP(K)
Printed in Japan
The mark
shows major revised points.
©
2000

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1522  965  649  814  1217  31  20  14  17  25 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved