电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

25.163.7053.0

产品描述Strip Terminal Block, 16A, 4mm2, 1 Row(s), 1 Deck(s)
产品类别连接器    接线终端   
文件大小77KB,共2页
制造商Wieland Electric GmbH
官网地址https://www.wieland-electric.com/
标准
下载文档 详细参数 全文预览

25.163.7053.0概述

Strip Terminal Block, 16A, 4mm2, 1 Row(s), 1 Deck(s)

25.163.7053.0规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
Reach Compliance Codecompli
ECCN代码EAR99
其他特性POLYAMIDE, 94V-0
紧固方法SCREW
制造商序列号8291ZW
安装类型BOARD
层数1
行数1
通路数10
额定电流16 A
额定电压300 V
安全认证UL; CSA
端子和端子排类型STRIP TERMINAL BLOCK
导线横截面4 mm2
线规12 AWG
Base Number Matches1

文档预览

下载PDF文档
wiecon
wiecon
PC board connectors, rising cage clamp system
Spacing: 5.00/5.08/10.00 mm
PCB
Rated cross section:
2.5 mm
2
Rated current:
16 A
Connection range:
0.14 – 4.0 mm
2
solid/
0.14 – 2.5 mm
2
fine stranded
Spacing: 5.00/5.08 mm, without
insulating plate
with
insulating plate,
without
fixing bolts
Spacing: 10.00 mm, without
insulating plate
with
insulating plate,
without
fixing bolts
Rated voltages:
Spacing: 5.00/5.08 mm VDE 0110
250 V/4 kV/3 – Overvoltage category III
*690 V/4 kV/2 – Overvoltage category II
1000 V/4 kV/1 – Overvoltage category I
Rated voltages:
Spacing: 10.00 mm VDE 0110
690 V/8 kV/3 – Overvoltage category III
1000 V/8 kV/2 – Overvoltage category II
1000 V/8 kV/1 – Overvoltage category I
* max. 600 V for ungrounded networks or expected
overvoltage
4 kV
M3
6.5
Solder pin 0.9 x 0.9 mm
Bore hole Ø 1.3 mm
Type 8191/8291
wire horizontal to PC board
(with exposed test point)
Rated voltages VDE 0110
UL ratings
CSA ratings
Approvals
Std. pack
field/factory wiring
No. 22 – 12 AWG
No. 22 – 12 AWG
Part no.
300 V
300 V
Part no.
20/30 A
25 A
Part no.
Part no.
G
T
Poles
üizqwd
unmarked
without insulating plate
marked
without insulating plate
25.160.0253.0
25.160.0353.0
25.160.0453.0
25.160.0553.0
25.160.0653.0
25.160.0753.0
25.160.0853.0
25.160.0953.0
25.160.1053.0
25.160.1153.0
25.160.1253.0
25.160.1353.0
25.160.1453.0
25.160.1553.0
25.160.1653.0
Spacing: 5.00 mm
100
100
50
50
50
50
50
50
50
50
50
50
50
50
50
10.85
15.85
20.85
25.85
30.85
35.85
40.85
45.85
50.85
55.85
60.85
65.85
70.85
75.85
80.85
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
25.161.0253.0
25.161.0353.0
25.161.0453.0
25.161.0553.0
25.161.0653.0
25.161.0753.0
25.161.0853.0
25.161.0953.0
25.161.1053.0
25.161.1153.0
25.161.1253.0
25.161.1353.0
25.161.1453.0
25.161.1553.0
25.161.1653.0
unmarked
with insulating plate
with fixing bolts
25.171.0253.0
25.171.0353.0
marked
with insulating plate
with fixing bolts
25.170.0253.0
25.170.0353.0
17 to 24pole upon request
Spacing: 5.08 mm
100
100
50
50
50
50
50
50
50
50
50
50
50
50
50
11.01
16.09
21.17
26.25
31.33
36.41
41.49
46.57
51.65
56.73
61.81
66.89
71.97
77.05
82.13
5.08
10.16
15.24
20.32
25.40
30.48
35.56
40.64
45.72
50.80
55.88
60.96
66.04
71.12
76.20
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
25.163.0253.0
25.163.0353.0
25.163.0453.0
25.163.0553.0
25.163.0653.0
25.163.0753.0
25.163.0853.0
25.163.0953.0
25.163.1053.0
25.163.1153.0
25.163.1253.0
25.163.1353.0
25.163.1453.0
25.163.1553.0
25.163.1653.0
25.162.0253.0
25.162.0353.0
25.162.0453.0
25.162.0553.0
25.162.0653.0
25.162.0753.0
25.162.0853.0
25.162.0953.0
25.162.1053.0
25.162.1153.0
25.162.1253.0
25.162.1353.0
25.162.1453.0
25.162.1553.0
25.162.1653.0
25.173.0253.0
25.173.0353.0
25.172.0253.0
25.172.0353.0
17 to 24pole upon request
Spacing: 10.00 mm
4 to 12pole upon requ.
100
50
15.85
25.85
10
20
2
3
25.169.0253.0
25.169.0353.0
25.168.0253.0
25.168.0353.0
25.169.6253.0
25.169.6353.0
25.168.6253.0
25.168.6353.0
344
UCOS+ads
我在移植ucos时遇到一些汇编方面的问题解决不了,我用的是S3C2410A开发板,开发环境是ADS1.2,移植步骤主要是在ucos官网上下了UCOSV2.8源码,同时下载了arm_ucos-110移植范例(针对S3C2410X), ......
好好盖房子 实时操作系统RTOS
请求高手讲解下LED手电筒(大功率芯片的)驱动的开关控制的详细电路过程
非常感谢好心人指点下,正在学这个,谢谢!...
meeagle Microchip MCU
Altera的时序约束问题
有一个62.5Mhz的时钟clk_62M,我用语句 assign clk_62M_inv = ~clk_62M;生成一个反向时钟。时钟clk_62M和clk_62M_inv的周期是16ns,我希望把这两个时钟的上升沿的时间约束在7.5-8.5ns之间?该如 ......
lzxylwq FPGA/CPLD
一张表看几个防雷保护元件的特性
一张表看几个防雷保护元件的特性 212475 ...
qwqwqw2088 模拟与混合信号
2440流式摄像头驱动录像
请问,用2440流式摄像头驱动录像时,在应用程序中如何确定一帧数据已采集完,可以去读数据,然后再读下一帧数据。 通过调用 CAM_IOCTL_GET_LATEST_FRAME实现。 谢谢了。...
amu08 嵌入式系统
fpga配置时的管脚状态(转帖)
大多数的回答是:配置的时候所有的管脚默认是Z态。 这个说法到底对不对呢?下面我谈谈自己使用的几款新品的情况。 项目背景:开关信号发射机。初始状态要求IO信号都是低电平,来自控制DSP ......
eeleader FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1171  1997  2491  2909  2004  57  50  22  34  44 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved