电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MDR5100-18000

产品描述PHASE LOCKED OSCILLATOR MODEL
产品类别无源元件    振荡器   
文件大小323KB,共2页
制造商API Technologies
官网地址http://www.apitech.com/about-api
下载文档 详细参数 全文预览

MDR5100-18000概述

PHASE LOCKED OSCILLATOR MODEL

MDR5100-18000规格参数

参数名称属性值
Reach Compliance Codecompli
最大谐波电平-15 dBc
安装特点CHASSIS MOUNT
偏移频率1 kHz
标称工作频率18000 MHz
最高工作温度65 °C
最低工作温度-20 °C
振荡器类型MECHANICAL TUNED DRO OSCILLATOR
输出功率12 dBm
相位噪声-91 dBc/Hz
物理尺寸69.8mm x 69.8mm x 38.1mm
功率变化1 dB
最大压摆率275 mA
标称供电电压12 V
表面贴装NO
调谐范围20 MHz
Base Number Matches1

文档预览

下载PDF文档
PHASE LOCKED OSCILLATOR
MODEL
MDR5100-18000
(18 GHz)
Features
!
!
!
!
Low Phase Noise: -107 dBc/Hz @ 100 kHz
Low Spurious: -80 dBc Typical
Internal Reference Design
Environmental Screening Available
TYPICAL
Ta= 25
ºC
18
+/- 20
+13
MIN/MAX
Ta = -20
ºC
to +65
ºC
18
+/- 20 Min.
+12
Description
Spectrum Microwave’s Series MDR5100 Phase
Locked Oscillators use a Dielectric Resonator in
the resonant circuit. The circuit is lightly loaded to
obtain the lowest phase noise possible.
The resonator is epoxied to a printed circuit
board and well grounded to minimize modulation
sidebands during shock and vibration.
Buffer amplifiers are used to provide isolation
from load VSWRs; Regulators filter noise on
the DC input voltage.
External reference models are also available.
A lock indicator circuit is provided to signal an
out-of-lock condition.
Notes:
1. Specifications labeled “min.” or “max.” are guaranteed in a 50 Ohm system over the
specified temperature range.
2. Output frequency must be specified, and it is an integer multiple of the internal crystal
reference frequency.
3. Mechanical tuning of PLO in unlocked mode.
4. Higher output power is available.
5. Phase Noise at offsets <100 kHz is dependent on external reference and can be
approximated as follows:
Phase Noise (dB) = 20log(N) +3 dB above the external reference
phase noise, where N = multiple of reference.
6. Other input voltages are available.
7. Actual or impending loss of lock.
8. Package must be verified by Spectrum Microwave.
Specifications
1
CHARACTERISTIC
Frequency (GHz)
2
Mechanical Tuning
Bandwidth (MHz)
3
Output Power (dBm)
4
Variation Over
Temperature (dBm)
Spurious (dBc)
Phase Noise (dB)
5
VSWR
Harmonics (dBc)
Lock Indicator
Supply Power DC
6
mA
Phase Voltage
Set to (nom.)
Lock Range (min.)
Phase-Lock Alarm
Locked
Unlocked
7
+/- 0.75
+/- 1
-80
-70
-91 dBc/Hz @ 1 KHz
-102 dBc/Hz @ 10 KHz
-107 dBc/Hz @ 100 KHz
-122 dBc/Hz @ 1 MHz
1.5
2.0
-20
-15
TTL (High=Locked)
TTL (Low=Unlocked)
+12
+12
265
275
+5.0 VDC
+2 to +9 VDC
Transistor Collector (NPN)
Open Vc = 30 VDC max.
Saturated to Ground
Vce = +0.5 VDC max.
Ic = 50 mA max.
Spectrum Microwave, Inc.
www.SpectrumMicrowave.com
2707 Black Lake Place Phila, Pa. 19154
PH: 215-464-4000 FAX: 215-464-4001
Rev.
10/30/08
信号线包裹铜箔有用吗?
铜箔需要接地处理吗 ...
ship123 模拟电子
功率(短距离)无线电设备管理暂行规定
功率(短距离)无线电设备管理暂行规定 97017...
dontium 无线连接
显卡字符驱动
大家好,有没有人把vxworks X86下显卡字符驱动移植到别的平台么,我用的是sparc结构平台,X86下:pcConsole初始化VGA用到地址:0xb8000,字符驱动中用到0xb8000~0xbffff这32KB主机内存;这些是在 ......
dulei000 嵌入式系统
ARM cortex M0 verification script --- Perl
#!/usr/bin/perl ################################################################################# # # The confidential and proprietary information contained in this file may # ......
gxliu08 FPGA/CPLD
Altera SoC体系结构摘录-什么是SoC FPGA.pdf
Altera SoC体系结构摘录-什么是SoC FPGA.pdf ...
雷北城 FPGA/CPLD
【基于KW41Z的智能电力监测仪的设计】第五贴:软件设计—GPIO学习篇
本帖最后由 传媒学子 于 2017-7-11 00:31 编辑 【基于KW41Z的智能电力监测仪的设计】第五贴:软件设计—GPIO学习篇 0 .题外话 借参加NXP设计大赛的机会,想一窥嵌入式编程的大门。以前 ......
传媒学子 NXP MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 87  2870  2542  1109  1303  49  51  53  9  57 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved