Datasheet> 器件分类 > 存储> 存储> 72P51549L6BBI

文档预览

72P51549L6BBI: 产品描述PBGA-256, Tray; 产品类别存储存储; 文件大小830KB，共87页; 制造商IDT (Integrated Device Technology)

下载文档详细参数全文预览

72P51549L6BBI概述

PBGA-256, Tray

72P51549L6BBI规格参数

参数名称	属性值
Brand Name	Integrated Device Technology
是否无铅	含铅
是否Rohs认证	不符合
厂商名称	IDT (Integrated Device Technology)
零件包装代码	PBGA
包装说明	,
针数	256
制造商包装代码	BB256
Reach Compliance Code	not_compliant
ECCN代码	EAR99
JESD-609代码	e0
湿度敏感等级	3
峰值回流温度（摄氏度）	225
端子面层	Tin/Lead (Sn63Pb37)
处于峰值回流温度下的最长时间	NOT SPECIFIED

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION

589,824 bits

1,179,648 bits

2,359,296 bits

4,718,592 bits

IDT72P51539

IDT72P51549

IDT72P51559

IDT72P51569

FEATURES

•

Choose from among the following memory density options:

IDT72P51539



Total Available Memory = 589,824 bits

IDT72P51549



Total Available Memory = 1,179,648 bits

IDT72P51559



Total Available Memory = 2,359,296 bits

IDT72P51569



Total Available Memory = 4,718,592 bits

Configurable from 1 to 32 Queues

Default configuration of 32 or 16 symmetrical queues

Default multi-queue device configurations

– IDT72P51539: 512 x 36 x 32Q

– IDT72P51549: 1,024 x 36 x 32Q

– IDT72P51559: 2,048 x 36 x 32Q

– IDT72P51569: 4,096 x 36 x 32Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

•

User Selectable Bus Matching Options:

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 256 queues and/or 32Mb logical configura-

tion using up to 8 multi-queue devices in parallel

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

Green parts available, see Ordering Information

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

Q31

RADEN

ESTR

RDADD

WRITE CONTROL

Q30

REN

RCLK

RCS

Q29

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

WRITE FLAGS

FF/IR

PAF

PAFn

PRn

6715 drw01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2005

AUGUST 2005

DSC-6715/3

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed Description .................................................................................................................................................................................................... 8

Pin Descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue Description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag Description ......................................................................................................................................................................................................... 42

PAFn Flag Bus Operation ..................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

AUGUST 4, 2005

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming ...................................................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select and Mark (IDT mode) .................................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and OE Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

AUGUST 4, 2005

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

AUGUST 4, 2005

推荐资源

继电器控制的自耦变压器式交流稳压电源电路之一

超甲类放大器电路

滤波器教程来袭！快速收藏吧: 滤波器，顾名思义，是对波进行过滤的器件。这里有6个有关滤波器的白板教程，需要的自取https://ezchina.analog.com/thread/14436 一、模拟与数字讲述“数字滤波器与模拟滤波器各自的优点” ......; 墨尔本的电路模拟电子

lm3s8962 - - CAN问题: CANIF1ARB2 手册中定义其为：寄存器 18: CAN IF1 仲裁 2 文章中提到：为了初始化CAN控制器，应该设置 CAN 位定时 (CANBIT) 寄存器并对每个报文对象进行配置。如果不需要某个报文对象，那 ......; HOHO 微控制器 MCU

数据采集类的资料: 本帖最后由 paulhyde 于 2014-9-15 09:23 编辑数字电位器 ...; SunnyDay502 电子竞赛

求助: 用MSP430单片机输出两组相位差为180的方波，不明白相位差？要是相位差为60、90、120呢？从横轴如何看相位差呀？（横轴为时钟周期）急~~...; zzbaizhi 微控制器 MCU

还有半年就大赛了，大家来晒晒自己的需求，看看我们可以做点啥？: 看到坛子里很多朋友都反应快要大赛了，还有各种各样的小问题，咱们来晒晒，看看是否可以一起做点啥？...; soso 电子竞赛

关于基于AT89C51及GPRS的安防系统设计的提问: 我是一个大四学生，正在做毕设，又在准备研究生复试，有点忙不过来，请教一下各位老师，指点一下毕设思路。题目是：利用GPRS业务设计一个基于AT89C51及GPRS的远程安防系统，实现警情的及时 ......; nov30th 嵌入式系统

并联逆变器的含义，电流顺时针流动

并联逆变器由两个晶闸管(T1和T2)、一个电容器、中心抽头变压器和一个电感器组成。晶闸管用于提供电流通路，而电感器L用于使电流源恒定。这些晶闸管由连接在它们之间的换向电容器控制导通和关断。并联逆变器是什么意思这互补换向方法用于打开和关闭电容器。互补换向意味着当T1接通时，点火角被施加到T2，然后电容器将关断T1。确切的情况是，当T2开启且点火角施加到T1时，由于电容电压，T2将关闭。输出...[详细]
对于纯电动汽车它是否是真的环保

近几年来，很多人都换上了新能源汽车，而这种车也确实受到了大力的追捧，也认为是未来汽车发展的方向，甚至将来会彻底地取代燃油车。但这些不过都是大家看到的表面现象，而事实上的新能源存在的问题还很多，之所以有这么多人选择了这种车，无非就是看上了国家补贴的政策，也就是说没有了这个补贴，或许这种车型也不会有如此快速的发展，但很多人都在怀疑，相比燃油车，这种车真的环保吗？电动汽车发展到现在也有百年的历史...[详细]
新能源汽车是选择混动好还是纯电动好

我们在城市出行的时候，都会觉得电动汽车好处还是很多的，作为代步工具的它，也能够很好的完成自己的使命。现在大城市越来越多的小区有电动汽车专用车位，可以随时充电。当然这只是一种配套服务，真要使用起来可能一个星期才用充一次电，这也跟现在电动汽车的续航里程有直接的关系。很多人也禁不住为新能源汽车叫好，觉得很快就可以取代燃油汽车。不过我们却发现似乎还是我们国内非常热闹，在欧洲那些老牌汽车企业，在电动...[详细]
HY16F188高精度触控厨房秤应用

1. Introduction Electronic scales are gradually replacing traditional measuring tools like springs and balances in everyday life, such as electronic price computing scales and electronic weigh...[详细]
自动驾驶达到什么技术标准才能称为L3级？

在谈及自动驾驶技术时，常会陷入两个极端，一方面是大家对“完全自动驾驶”的美好愿景，另一方面是自动驾驶技术飞速发展过程中对于“安全隐患”的担忧。L3级自动驾驶系统（ADS）恰好处在这两者的张力中——它需要在特定条件下代替人类完成全部动态驾驶任务，同时又必须留出人与机器之间明确的责任与边界。为了规范自动驾驶系统技术要求、保障交通安全与合规性、推动自动驾驶行业健康发展，由中华人民共和国工业和信息化部主...[详细]
STM32串口USART的使用方法和程序

通用同步异步收发器（USART）提供了一种灵活的方法来与使用工业标准NR 异步串行数据格式的外部设备之间进行全双工数据交换。 USART利用分数波特率发生器提供宽范围的波特率选择，支持同步单向通信和半双工单线通信。 1、STM32固件库使用外围设备的主要思路在STM32中，外围设备的配置思路比较固定。首先是使能相关的时钟，一方面是设备本身的时钟，另一方面如果设备通过IO口输出还需要使能IO口的...[详细]
电动汽车以什么样的充电方式才是最合适的

电动汽车续航里程越来越长，普及率越来越高。电动汽车充电有两种方式慢充和快充,哪一种方式最合适呢？慢充，就是采用交流220V或三相380V（普通家用照明电源或动力电源）使用输出功率为5kW左右的充电器给电动汽车充电。快充就是利用充电桩进行直流充电，插头接电动汽车的直流充电口进行充电，根据充电桩的功率可达30KW~60KW。电动汽车是以电动机动力行驶的汽车，而车载蓄电池是为电动机提供电能的核心...[详细]
日本应对功率半导体挑战举步维艰

据《日经新闻》报道，日本在应对中国功率半导体挑战方面表现不佳。日本功率芯片市场主要有五家公司：三菱电机、富士电机、东芝、罗姆和电装，每家公司的全球市场份额均不足5%。市场份额的相似性是合作困难的原因之一，因为他们都不明白为什么要为了建立合作伙伴关系而向同等水平的公司做出让步。合作的另一个问题是产品线不兼容，每家公司都拥有各自为特定客户开发的丰富零部件。尽管东芝和罗姆已同意...[详细]
人机界面和触摸屏的区别？

人机界面：指人操作PLC的一个平台，该平台提供了一个程序与人的接口，是人与计算机之间传递、交换信息的媒介和对话接口，是计算机系统的重要组成部分。它实现信息的内部形式与人类可以接受形式之间的转换。凡参与人机信息交流的领域都存在着人机界面。触摸屏是PLC人机界面的一种。人通过触摸屏幕上的按钮等就可以调整参数或监视参数。但人机界面不一定全部是触摸屏的,有的是在操作面板上安装了若干个按钮,人通过按钮来...[详细]
为什么插混车型的纯电动汽车续航都不是很长

插电式混合汽车在结构上面有着两套动力系统，对于插电式混动车型而言，在纯电的续航上面来说基本上不如纯电动汽车，甚至是比纯电动一半都还要短，目前市面上面主流的插混在纯电续航里程上面来说，是在50公里-100公里左右。插混车型纯电续航里程短，主要有几个原因导致的。首先第一个方面插混在结构上面，传统的机械部件占据了一定的部位，而对于电池来说话安装就需要占据一定的部分，当然也不能为了牺牲车辆的空间等...[详细]
SiC MOSFET 界面陷阱检测升级：Force-I QSCV 方法详解

电容-电压 (C-V) 测量广泛用于半导体材料和器件表征，可提取氧化物电荷、界面陷阱、掺杂分布、平带电压等关键参数。传统基于 SMU 施加电压并测量电流的准静态方法适用于硅 MOS，但在 SiC MOS 器件上因电容更大易导致结果不稳定。为解决这一问题，Keithley 4200A-SCS 引入 Force-I QSCV 技术，通过施加电流并测量电压与时间来推导电容，获得更稳定可靠的数据。 ...[详细]
探索当今TWS耳机的混合设计配置及OEM面临的工程挑战

消费者对高端聆听体验的需求推动无线耳机市场近年来快速迭代。混合设计在每只耳机中采用两种驱动单元，以提升音质、功能和佩戴舒适度。随着原始设备制造商（OEM）力求超越消费者预期并在市场中保持竞争力，这类设计正日益普及。真无线立体声（TWS）耳机领域正加速采用混合设计。混合方案的兴起促使 TWS 耳机经历重大技术重构，不仅影响制造商的产品架构，更为消费者带来显著优化的声音体验。本文将概述当今 T...[详细]
macOS配置Clion用于STM32开发找不到stdint.h等头文件问题解决方案

问题编译报错发现是arm-none-eabi-gcc版本低于11 ，于是通过brew升级升级后编译工程时出现大量类似错误如下 /opt/homebrew/Cellar/arm-none-eabi-gcc/13.2.0/lib/gcc/arm-none-eabi/13.2.0/include/stdint.h:9:16: fatal error: stdint.h: No such fil...[详细]
STM32CUBEIDE 报“No such file or directory”错误

在项目中新建一个文件夹，并在文件夹中新建了.h文件。编译出现了如下错误。原因是，没有将新建文件夹包含到编译路径中。项目右键 --properties ----C/C++ General ------Paths and Symbols --------Includes ----------Add ------------WorkSpaces --------------选择自己在项目...[详细]
stm32单片机时钟

1 引言：# 单片机（Microcontrollers），采用超大规模集成电路技术把具有数据处理能力的中央处理器CPU、随机存储器RAM、只读存储器ROM、多种I/O口和中断系统、定时器/计数器等功能（可能还包括显示驱动电路、脉宽调制电路、模拟多路转换器、A/D转换器等电路）集成到一块硅片上构成的一个小而完善的微型计算机系统，在工业控制领域广泛应用。单片机时钟可以说如同人的心脏那样重要，我们在...[详细]

器件捷径: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多