电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IDT6116SA55EB

产品描述Standard SRAM, 2KX8, 55ns, CMOS, CDFP24, 0.300 INCH, CERPACK-24
产品类别存储    存储   
文件大小96KB,共10页
制造商IDT (Integrated Device Technology)
下载文档 详细参数 全文预览

IDT6116SA55EB概述

Standard SRAM, 2KX8, 55ns, CMOS, CDFP24, 0.300 INCH, CERPACK-24

IDT6116SA55EB规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称IDT (Integrated Device Technology)
零件包装代码DFP
包装说明0.300 INCH, CERPACK-24
针数24
Reach Compliance Codenot_compliant
ECCN代码3A001.A.2.C
最长访问时间55 ns
I/O 类型COMMON
JESD-30 代码R-GDFP-F24
JESD-609代码e0
长度15.748 mm
内存密度16384 bit
内存集成电路类型STANDARD SRAM
内存宽度8
功能数量1
端口数量1
端子数量24
字数2048 words
字数代码2000
工作模式ASYNCHRONOUS
最高工作温度125 °C
最低工作温度-55 °C
组织2KX8
输出特性3-STATE
可输出YES
封装主体材料CERAMIC, GLASS-SEALED
封装代码DFP
封装等效代码FL24,.4
封装形状RECTANGULAR
封装形式FLATPACK
并行/串行PARALLEL
电源5 V
认证状态Not Qualified
筛选级别38535Q/M;38534H;883B
座面最大高度2.286 mm
最大待机电流0.01 A
最小待机电流4.5 V
最大压摆率0.1 mA
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级MILITARY
端子面层Tin/Lead (Sn/Pb)
端子形式FLAT
端子节距1.27 mm
端子位置DUAL
宽度9.144 mm

文档预览

下载PDF文档
CMOS STATIC RAM
16K (2K x 8 BIT)
Integrated Device Technology, Inc.
IDT6116SA
IDT6116LA
FEATURES:
• High-speed access and chip select times
— Military: 20/25/35/45/55/70/90/120/150ns (max.)
— Commercial: 15/20/25/35/45ns (max.)
• Low-power consumption
• Battery backup operation
— 2V data retention voltage (LA version only)
• Produced with advanced CMOS high-performance
technology
• CMOS process virtually eliminates alpha particle
soft-error rates
• Input and output directly TTL-compatible
• Static operation: no clocks or refresh required
• Available in standard 24-pin DIP, 24-pin Thin Dip and
Plastic DIP, 28- and 32-pin LCC, 24-pin SOIC, 24-lead
CERPACK and 24-pin SOJ
• Military product compliant to MIL-STD-833, Class B
DESCRIPTION:
The IDT6116SA/LA is a 16,384-bit high-speed static RAM
organized as 2K x 8. It is fabricated using IDT's high-perfor-
mance, high-reliability CMOS technology.
Access times as fast as 15ns are available. The circuit also
offers a reduced power standby mode. When
CS
goes HIGH,
the circuit will automatically go to, and remain in, a standby
power mode, as long as
CS
remains HIGH. This capability
provides significant system level power and cooling savings.
The low-power (LA) version also offers a battery backup data
retention capability where the circuit typically consumes only
1µW to 4µW operating off a 2V battery.
All inputs and outputs of the IDT6116SA/LA are TTL-
compatible. Fully static asynchronous circuitry is used, requir-
ing no clocks or refreshing for operation.
The IDT6116SA/LA is packaged in 24-pin 600 and 300 mil
plastic or ceramic DIP, 28- and 32-pin leadless chip carriers,
24-lead CERPACK, and a 24-lead gull-wing SOIC, providing
high board-level packing densities.
Military grade product is manufactured in compliance to the
latest version of MIL-STD-883, Class B, making it ideally
suited to military temperature applications demanding the
highest level of performance and reliability.
FUNCTIONAL BLOCK DIAGRAM
A
0
V
CC
ADDRESS
DECODER
A
10
128 X 128
MEMORY
ARRAY
GND
I/O
0
INPUT
DATA
CIRCUIT
I/O
7
I/O CONTROL
CS
OE
WE
CONTROL
CIRCUIT
3089 drw 01
The IDT logo is aregistered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1994
Integrated Device Technology, Inc.
MAY 1994
DSC-1120/-
5.4
1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2889  1557  2254  2770  2730  59  32  46  56  55 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved