电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

VJ1206Y222JFEAT5Z

产品描述CAPACITOR, CERAMIC, MULTILAYER, 500 V, X7R, 0.0022 uF, SURFACE MOUNT, 1206, CHIP, HALOGEN FREE & ROHS COMPLIANT
产品类别无源元件    电容器   
文件大小121KB,共6页
制造商Vishay(威世)
官网地址http://www.vishay.com
标准  
下载文档 详细参数 全文预览

VJ1206Y222JFEAT5Z概述

CAPACITOR, CERAMIC, MULTILAYER, 500 V, X7R, 0.0022 uF, SURFACE MOUNT, 1206, CHIP, HALOGEN FREE & ROHS COMPLIANT

VJ1206Y222JFEAT5Z规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称Vishay(威世)
包装说明, 1206
Reach Compliance Codecompliant
ECCN代码EAR99
电容0.0022 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
高度1.7 mm
JESD-609代码e4
长度3.2 mm
安装特点SURFACE MOUNT
多层Yes
负容差5%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形状RECTANGULAR PACKAGE
封装形式SMT
包装方法TR, PLASTIC, 7 INCH
正容差5%
额定(直流)电压(URdc)500 V
尺寸代码1206
表面贴装YES
温度特性代码X7R
温度系数15% ppm/°C
端子面层Silver/Palladium (Ag/Pd)
端子形状WRAPAROUND
宽度1.6 mm

文档预览

下载PDF文档
VJ HVArc Guard
®
X7R
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
Prohibit Surface Arc-over in High Voltage Applications
FEATURES
For this Worldwide Patented Technology
MLCC that protects against surface arc-over
Surface mount, wet build process
Reliable Noble Metal Electrode (NME) system
Higher capacitances and smaller case sizes that save
board space, as compared to standard high voltage
MLCCs
Voltage breakdowns as much as double of competitor
products
Excellent high voltage performance
Available with polymer termination for increase resistance to
board flex cracking. Please contact factory for availability.
Speciality: High voltage applications
Halogen-free according to IEC 61249-2-21
HVArc Guard
®
Capacitor
with
no Surface Arc-over
Standard Capacitor
with
Surface Arc-over
APPLICATIONS
Power Supplies
DC-to-DC converters (Buck and Boost)
Voltage multipliers for flyback converters
Lighting and AC power applications contact:
mlcc@vishay.com
ELECTRICAL SPECIFICATIONS
Note:
Electrical characteristics at + 25 °C unless otherwise specified
Operating Temperature:
- 55 °C to + 125 °C
Capacitance Range:
100 pF to 0.27 µF
Voltage Range:
250 V
DC
to 1000 V
DC
Temperature Coefficient of Capacitance (TCC):
± 15 % from - 55 °C to + 125 °C, with 0 Vdc applied
Dissipation Factor:
2.5 % max. at 1.0 V
RMS
and 1 kHz
Aging Rate:
1 % maximum per decade
Insulation Resistance (IR):
At + 25 °C and rated voltage 100 000 MΩ minimum or
1000
ΩF,
whichever is less
At + 125 °C and rated voltage 10 000 MΩ minimum or
100
ΩF,
whichever is less
Dielectric Strength Test:
Performed per method 103 of EIA 198-2-E.
Applied test voltages:
500 V
DC
-rated: 200 % of rated voltage
630 V
DC
-rated: 150 % of rated voltage
1000 V
DC
-rated: 120 % of rated voltage
Document Number: 45057
Revision: 26-Feb-10
For technical questions, contact:
mlcc@vishay.com
www.vishay.com
1
为什么GPIO中有的Pin要设为Pull_Up/Pull_Down?
如题,其中有的pin为输入pin,有的pin为输出pin,但是为什么要设置一些pin的属性为pull up或者为pull down,pull up/pull down到底是干吗用的?根据什么来设的呢,聆听各位大虾的教诲!!...
suery 嵌入式系统
单个数码管verilog程序
module seg1(clk,a,seg);input clk;output a;output seg; reg seg;reg a; reg cnt1;reg cnt2; always @(posedge clk) begin a=1; end always @(posedge clk) begin if(cnt1!=24'hffff ......
yinhailin FPGA/CPLD
【信号处理】FPGA音频信号处理资料
79565 79566 79567 79568 79569 79570 79571 79572 79573 79574...
常见泽1 FPGA/CPLD
变压器呼吸器引起的异常
 变压器作为变电站的主设备,运行的安全直接影响供电的可靠性,在变压器预防性试验中,发现主绝缘异常,对造成异常的原因进行分析和及时处理,防止了一起设备事故的发生,并提出了运行维护中应 ......
锐特0086 工业自动化与控制
VHDL计数器问题
各位帮忙看下我这个程序 哪有问题? 还有我想在加个输入端口,挡给这个端口1个高电平时计数清零,在给他一个低电平时候 在重新计数 library ieee; use ieee.std_logic_1164.all; entity ......
zhouzhaofu 嵌入式系统
求助如何优化程序
我用定时器定时0.01ms来输出PWM信号(周期1ms)来控制电机转速,并把占空比显示在数码管上,但是数码管怎么总是闪烁呢?是不是定时器中断函数拖了时间呢? 求程序优化 代码如下: #include ......
chenjin59324 51单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1854  2922  622  2498  1555  8  3  16  37  29 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved