74LVC1G06
Inverter with open-drain output
Rev. 10 — 29 June 2012
Product data sheet
1. General description
The 74LVC1G06 provides the inverting buffer.
Input can be driven from either 3.3 V or 5 V devices. These features allow the use of
these devices in a mixed 3.3 V and 5 V environment.
Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall
time.
This device is fully specified for partial power-down applications using I
OFF
.
The I
OFF
circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
The output of the device is an open drain and can be connected to other open-drain
outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.
2. Features and benefits
Wide supply voltage range from 1.65 V to 5.5 V
High noise immunity
Complies with JEDEC standard:
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8B/JESD36 (2.7 V to 3.6 V)
24
mA output drive (V
CC
= 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Specified from
40 C
to +125
C
NXP Semiconductors
74LVC1G06
Inverter with open-drain output
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74LVC1G06GW
74LVC1G06GV
74LVC1G06GM
74LVC1G06GF
74LVC1G06GN
74LVC1G06GS
74LVC1G06GX
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
Name
TSSOP5
SC-74A
XSON6
XSON6
XSON6
XSON6
X2SON5
Description
plastic thin shrink small outline package;
5 leads; body width 1.25 mm
plastic surface-mounted package; 5 leads
plastic extremely thin small outline package;
no leads; 6 terminals; body 1
1.45
0.5 mm
plastic extremely thin small outline package;
no leads; 6 terminals; body 1
1
0.5 mm
Version
SOT353-1
SOT753
SOT886
SOT891
Type number
extremely thin small outline package; no leads; SOT1115
6 terminals; body 0.9
1.0
0.35 mm
extremely thin small outline package; no leads; SOT1202
6 terminals; body 1.0
1.0
0.35 mm
X2SON5: plastic thermal enhanced extremely
thin small outline package; no leads; 5
terminals; body 0.8
0.8
0.35 mm
SOT1226
4. Marking
Table 2.
Marking codes
Marking
[1]
VR
V06
VR
VR
VR
VR
VR
Type number
74LVC1G06GW
74LVC1G06GV
74LVC1G06GM
74LVC1G06GF
74LVC1G06GN
74LVC1G06GS
74LVC1G06GX
[1]
The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
Y
2
A
Y
4
A
2
4
Y
A
GND
mna618
mna619
mna620
Fig 1.
Logic symbol
Fig 2.
IEC logic symbol
Fig 3.
Logic diagram
74LVC1G06
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 10 — 29 June 2012
2 of 18
NXP Semiconductors
74LVC1G06
Inverter with open-drain output
6. Pinning information
6.1 Pinning
74LVC1G06
74LVC1G06
n.c.
A
1
2
GND
GND
3
001aaf192
n.c.
5
V
CC
1
6
V
CC
A
2
5
n.c.
3
4
Y
4
Y
001aaf193
Transparent top view
Fig 4.
Pin configuration SOT353-1 and SOT753
Fig 5.
Pin configuration SOT886
74LVC1G06
74LVC1G06
n.c.
1
3
GND
A
2
4
aaa-003021
5
V
CC
n.c.
A
GND
1
2
3
6
5
4
V
CC
n.c.
Y
Y
001aaf399
Transparent top view
Transparent top view
Fig 6.
Pin configuration SOT891, SOT1115 and
SOT1202
Fig 7.
Pin configuration SOT1226 (X2SON5)
6.2 Pin description
Table 3.
Symbol
n.c.
A
GND
Y
n.c.
V
CC
Pin description
Pin
TSSOP5 and X2SON5
1
2
3
4
-
5
XSON6
1
2
3
4
5
6
not connected
data input
ground (0 V)
data output
not connected
supply voltage
Description
74LVC1G06
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 10 — 29 June 2012
3 of 18
NXP Semiconductors
74LVC1G06
Inverter with open-drain output
7. Functional description
Table 4.
Input
A
L
H
[1]
H = HIGH voltage level; L = LOW voltage level.
Function table
[1]
Output
Y
Z
L
8. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
V
CC
I
IK
V
I
I
OK
V
O
Parameter
supply voltage
input clamping current
input voltage
output clamping current
output voltage
V
O
> V
CC
or V
O
< 0 V
Active mode and Power-down
mode
V
O
= 0 V to V
CC
[1][2]
Conditions
V
I
< 0 V
[1]
Min
0.5
50
0.5
-
0.5
-
-
100
65
Max
+6.5
-
+6.5
50
+6.5
50
+100
-
+150
250
Unit
V
mA
V
mA
V
mA
mA
mA
C
mW
I
O(sink/source)
output sink or source current
I
CC
I
GND
T
stg
P
tot
[1]
[2]
[3]
supply current
ground current
storage temperature
total power dissipation
T
amb
=
40 C
to +125
C
[3]
-
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
When V
CC
= 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
For TSSOP5 and SC-74A packages: above 87.5
C
the value of P
tot
derates linearly with 4.0 mW/K.
For XSON6 and X2SON5 package: above 118
C
the value of P
tot
derates linearly with 7.8 mW/K.
9. Recommended operating conditions
Table 6.
Recommended operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC
V
I
V
O
T
amb
t/V
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CC
= 1.65 V to 2.7 V
V
CC
= 2.7 V to 5.5 V
Active mode
Power-down mode; V
CC
= 0 V
Conditions
Min
1.65
0
0
0
40
-
-
Typ
-
-
-
-
-
-
-
Max
5.5
5.5
5.5
5.5
+125
20
10
Unit
V
V
V
V
C
ns/V
ns/V
74LVC1G06
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 10 — 29 June 2012
4 of 18
NXP Semiconductors
74LVC1G06
Inverter with open-drain output
10. Static characteristics
Table 7.
Static characteristics
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
IH
HIGH-level
input voltage
Conditions
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
IL
LOW-level
input voltage
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
OL
LOW-level
V
I
= V
IH
or V
IL
output voltage
I
O
= 100
A;
V
CC
= 1.65 V to 5.5 V
I
O
= 4 mA; V
CC
= 1.65 V
I
O
= 8 mA; V
CC
= 2.3 V
I
O
= 12 mA; V
CC
= 2.7 V
I
O
= 24 mA; V
CC
= 3.0 V
I
O
= 32 mA; V
CC
= 4.5 V
I
I
I
OFF
input leakage
current
power-off
leakage
current
V
I
= 5.5 V or GND;
V
CC
= 0 V to 5.5 V
V
I
or V
O
= 5.5 V; V
CC
= 0 V
40 C
to +85
C
Min
0.65V
CC
1.7
2.0
0.7V
CC
-
-
-
-
-
-
-
-
-
-
-
-
Typ
[1]
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1
0.1
Max
-
-
-
-
0.35V
CC
0.7
0.8
0.3V
CC
0.10
0.45
0.30
0.40
0.55
0.55
5
10
40 C
to +125
C
Min
0.65V
CC
1.7
2.0
0.7V
CC
-
-
-
-
-
-
-
-
-
-
-
-
Max
-
-
-
-
0.35V
CC
0.7
0.8
0.3V
CC
0.10
0.70
0.45
0.60
0.80
0.80
100
200
V
V
V
V
V
V
V
V
V
V
V
V
V
V
A
A
Unit
I
CC
I
CC
C
I
supply current V
I
= 5.5 V or GND; I
O
= 0 A;
V
CC
= 1.65 V to 5.5 V
additional
V
I
= V
CC
0.6 V; I
O
= 0 A;
supply current V
CC
= 2.3 V to 5.5 V; per pin
input
capacitance
V
CC
= 3.3 V; V
I
= GND to V
CC
-
-
-
0.1
5
5
10
500
-
-
-
-
200
5000
-
A
A
pF
[1]
All typical values are measured at V
CC
= 3.3 V and T
amb
= 25
C.
74LVC1G06
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 10 — 29 June 2012
5 of 18
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
