Datasheet> 器件分类 > 其他集成电路（IC）> 消费电路> 92HD89E3X5PRGXYYX8

文档预览

92HD89E3X5PRGXYYX8: 产品描述Consumer Circuit, PQFP48, ROHS COMPLIANT, QFP-48; 产品类别其他集成电路（IC）消费电路; 文件大小4MB，共370页; 制造商IDT (Integrated Device Technology); 标准

下载文档详细参数选型对比全文预览

92HD89E3X5PRGXYYX8概述

Consumer Circuit, PQFP48, ROHS COMPLIANT, QFP-48

92HD89E3X5PRGXYYX8规格参数

参数名称	属性值
是否无铅	不含铅
是否Rohs认证	符合
厂商名称	IDT (Integrated Device Technology)
零件包装代码	QFP
包装说明	ROHS COMPLIANT, QFP-48
针数	48
Reach Compliance Code	compliant
其他特性	IT ALSO REQUIRES 3.3V DIGITAL 5V ANALOG SUPPLY
商用集成电路类型	CONSUMER CIRCUIT
JESD-30 代码	S-PQFP-G48
JESD-609代码	e3
长度	7 mm
功能数量	1
端子数量	48
最高工作温度	70 °C
最低工作温度
封装主体材料	PLASTIC/EPOXY
封装代码	LFQFP
封装形状	SQUARE
封装形式	FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）	260
认证状态	Not Qualified
座面最大高度	1.6 mm
最大供电电压 (Vsup)	1.98 V
最小供电电压 (Vsup)	1.4 V
表面贴装	YES
温度等级	COMMERCIAL
端子面层	MATTE TIN
端子形式	GULL WING
端子节距	0.5 mm
端子位置	QUAD
处于峰值回流温度下的最长时间	30
宽度	7 mm

92HD89E3X5PRGXYYX8文档预览

DATASHEET

TEN CHANNEL HD AUDIO CODEC

Low Power Optimized for ECR15b and EuP

92HD89E

Features

•

10 Channels (5 stereo DACs and 2 stereo ADCs)

with 24-bit resolution

•

Supports full-duplex 7.1 audio and simultaneous VoIP

Description

The 92HD89E is a low power optimized, high fidelity,

10-channel audio codec compatible with Intel’s High

Definition (HD) Audio Interface.

The 92HD89E provides stereo 24-bit resolution with sample

rates up to 192kHz.

The 92HD89E provides high quality, HD Audio capability to

notebook and desktop PC applications

•

ECR 15b and EuP low power support

Microsoft WLP premium logo compliant, per Logo

Point

8 analog ports with port presence detect + CD In

3 integrated headphone amps

4 adjustable VREF Out pins for microphone bias

Dual SPDIF for WLP compliant support of

simultaneous HDMI and SPDIF output

SPDIF Input

Digital microphone input (mono or stereo or quad)

High performance analog mixer

Support for 1.5V and 3.3V HDA signaling

Digital and Analog PC Beep to all outputs

48-pin QFP and 40-pad QFN RoHS packages

Block Diagram

Port A

Port B

Port C

Port D

Port E

Port F

Port G

Port H

SPDIF IN

SPDIF Out 1

SPDIF Out 2

High Definition Interface

DSP

SPDIF

Ports

V1.1 06/11

92HD89E

92HD89E

Ten channel HD Audio codec optimized for low power

Software Support

•

Intuitive IDT HD Sound graphical user interface that allows configurability and preference set-

tings

12 band fully parametric equalizer

• Constant, system-level effects tuned to optimize a particular platform can be combined with

user-mode “presets” tailored for specific acoustical environments and applications

• System-level effects automatically disabled when external audio connections made

Dynamics Processing

• Enables improved voice articulation

• Compressor/limiter allows higher average volume level without resonances or damage to

speakers.

IDT Vista APO wrapper

• Enables multiple APOs to be used with the IDT Driver

Microphone Beam Forming, Acoustic Echo Cancellation, and Noise Suppression

Dynamic Stream Switching

• Improved multi-streaming user experience with less support calls

Broad 3

party branded software including Creative, Dolby, DTS, and SRS

Smart Configuration Suite (SCS) improves time to market and software quality

• Online pin and feature configuration tool generates BIOS verb table for Windows and Linux.

• Downloadable WHQL compliant, self configurable driver for XP, Vista and Win7 based on

verb table and test files generated.

• BIOS verb tables can be tested with the self configurable driver prior to flashing into BIOS.

•

V1.1 06/11

92HD89E

92HD89E

Ten channel HD Audio codec optimized for low power

TABLE OF CONTENTS

1. DESCRIPTION ........................................................................................................................ 12

1.1. Overview ..........................................................................................................................................12

1.2. Orderable Part Numbers ..................................................................................................................12

1.3. Block Diagram .................................................................................................................................13

2. DETAILED DESCRIPTION ..................................................................................................... 14

2.1. Port Functionality .............................................................................................................................14

2.1.1. Port Characteristics ............................................................................................................15

2.1.2. Vref_Out .............................................................................................................................16

2.1.3. Jack Detect ........................................................................................................................16

2.1.4. SPDIF Output .....................................................................................................................16

2.2. SPDIF Input .....................................................................................................................................18

2.3. Analog Mixer ....................................................................................................................................19

2.4. Input Multiplexers .............................................................................................................................20

2.5. ADC Multiplexers .............................................................................................................................20

2.6. Power Management .........................................................................................................................20

2.7. AFG D0 ............................................................................................................................................21

2.8. AFG D1 ............................................................................................................................................21

2.9. AFG D2 ............................................................................................................................................22

2.10. AFG D3 ..........................................................................................................................................22

2.10.1. AFG D3cold .....................................................................................................................22

2.11. Vendor Specific Function Group Power States D4/D5 ..................................................................22

2.12. Low-voltage HDA Signaling ...........................................................................................................23

2.13. Multi-channel capture ....................................................................................................................23

2.14. Digital Microphone Support ...........................................................................................................25

2.15. Analog PC-Beep ............................................................................................................................30

2.16. Digital PC-Beep .............................................................................................................................32

2.17. Headphone Drivers ........................................................................................................................32

2.18. EAPD .............................................................................................................................................33

2.19. GPIO ..............................................................................................................................................35

2.19.1. GPIO Pin mapping and shared functions .........................................................................35

2.19.2. SPDIF/GPIO Selection .....................................................................................................35

2.19.3. Digital Microphone/GPIO Selection .................................................................................36

2.19.4. Vref_Out/GPIO Selection .................................................................................................36

2.19.5. EAPD/SPDIF_IN/SPDIF_OUT/GPIO0 Selection .............................................................36

2.20. HD Audio ECR 15b support ...........................................................................................................36

2.21. Digital Core Voltage Regulator ......................................................................................................36

3. CHARACTERISTICS ............................................................................................................... 38

3.1. Electrical Specifications ...................................................................................................................38

3.1.1. Absolute Maximum Ratings ...............................................................................................38

3.1.2. Recommended Operating Conditions ................................................................................38

3.2. 92HD89E Analog Performance Characteristics ...............................................................................39

3.3. AC Timing Specs .............................................................................................................................43

3.3.1. HD Audio Bus Timing .........................................................................................................43

3.3.2. SPDIF Timing .....................................................................................................................43

3.3.3. Digital Microphone Timing .................................................................................................44

3.3.4. GPIO Characteristics .........................................................................................................44

4. FUNCTIONAL BLOCK DIAGRAMS ....................................................................................... 45

4.1. 48QFP .............................................................................................................................................45

4.2. 40QFN .............................................................................................................................................46

5. WIDGET BLOCK DIAGRAM ................................................................................................... 47

6. PORT CONFIGURATIONS ..................................................................................................... 48

6.1. Pin Configuration Default Register Settings .....................................................................................49

7. WIDGET INFORMATION ........................................................................................................ 50

7.1. Widget List .......................................................................................................................................51

7.2. Root (NID = 00h): VendorID ............................................................................................................52

7.3. Remaining Widget information to be available in future datasheet update ......................................52

7.4. Root (NID = 00h): RevID ..................................................................................................................53

V1.1 06/11

92HD89E

92HD89E

Ten channel HD Audio codec optimized for low power

7.4.1. Root (NID = 00h): NodeInfo ...............................................................................................53

7.5. AFG (NID = 01h): NodeInfo .............................................................................................................54

7.5.1. AFG (NID = 01h): FGType .................................................................................................55

7.5.2. AFG (NID = 01h): AFGCap ................................................................................................55

7.5.3. AFG (NID = 01h): PCMCap ...............................................................................................56

7.5.4. AFG (NID = 01h): StreamCap ............................................................................................58

7.5.5. AFG (NID = 01h): InAmpCap .............................................................................................58

7.5.6. AFG (NID = 01h): PwrStateCap .........................................................................................59

7.5.7. AFG (NID = 01h): GPIOCnt ...............................................................................................60

7.5.8. AFG (NID = 01h): OutAmpCap ..........................................................................................61

7.5.9. AFG (NID = 01h): PwrState ...............................................................................................62

7.5.10. AFG (NID = 01h): UnsolResp ..........................................................................................63

7.5.11. AFG (NID = 01h): GPIO ...................................................................................................63

7.5.12. AFG (NID = 01h): GPIOEn ...............................................................................................64

7.5.13. AFG (NID = 01h): GPIODir ..............................................................................................65

7.5.14. AFG (NID = 01h): GPIOWakeEn .....................................................................................66

7.5.15. AFG (NID = 01h): GPIOUnsol ..........................................................................................68

7.5.16. AFG (NID = 01h): GPIOSticky .........................................................................................69

7.5.17. AFG (NID = 01h): SubID ..................................................................................................70

7.5.18. AFG (NID = 01h): GPIOPlrty ............................................................................................70

7.5.19. AFG (NID = 01h): GPIODrive ...........................................................................................72

7.5.20. AFG (NID = 01h): DMic ....................................................................................................73

7.5.21. AFG (NID = 01h): DACMode ...........................................................................................74

7.5.22. AFG (NID = 01h): ADCMode ...........................................................................................76

7.5.23. AFG (NID = 01h): EAPD ..................................................................................................76

7.5.24. AFG (NID = 01h): PortUse ...............................................................................................78

7.5.25. AFG (NID = 01h): VSPwrState .........................................................................................79

7.5.26. AFG (NID = 01h): AnaPort ...............................................................................................79

7.5.27. AFG (NID = 01h): AnaBeep .............................................................................................80

7.5.28. AFG (NID = 01h): Reset ...................................................................................................81

7.6. PortA (NID = 0Ah): WCap ................................................................................................................82

7.6.1. PortA (NID = 0Ah): PinCap ................................................................................................83

7.6.2. PortA (NID = 0Ah): ConLst .................................................................................................85

7.6.3. PortA (NID = 0Ah): ConLstEntry0 ......................................................................................85

7.6.4. PortA (NID = 0Ah): InAmpLeft ............................................................................................86

7.6.5. PortA (NID = 0Ah): InAmpRight .........................................................................................86

7.6.6. PortA (NID = 0Ah): ConSelectCtrl ......................................................................................87

7.6.7. PortA (NID = 0Ah): PwrState .............................................................................................87

7.6.8. PortA (NID = 0Ah): PinWCntrl ............................................................................................88

7.6.9. PortA (NID = 0Ah): UnsolResp ..........................................................................................89

7.6.10. PortA (NID = 0Ah): ChSense ...........................................................................................90

7.6.11. PortA (NID = 0Ah): EAPDBTLLR .....................................................................................90

7.6.12. PortA (NID = 0Ah): ConfigDefault ....................................................................................91

7.7. PortB (NID = 0Bh): WCap ................................................................................................................94

7.7.1. PortB (NID = 0Bh): PinCap ................................................................................................95

7.7.2. PortB (NID = 0Bh): ConLst .................................................................................................97

7.7.3. PortB (NID = 0Bh): ConLstEntry0 ......................................................................................97

7.7.4. PortB (NID = 0Bh): ConSelectCtrl ......................................................................................98

7.7.5. PortB (NID = 0Bh): InAmpLeft ............................................................................................98

7.7.6. PortB (NID = 0Bh): InAmpRight .........................................................................................99

7.7.7. PortB (NID = 0Bh): PwrState .............................................................................................99

7.7.8. PortB (NID = 0Bh): PinWCntrl ..........................................................................................100

7.7.9. PortB (NID = 0Bh): UnsolResp ........................................................................................101

7.7.10. PortB (NID = 0Bh): ChSense .........................................................................................102

7.7.11. PortB (NID = 0Bh): EAPDBTLLR ...................................................................................102

7.7.12. PortB (NID = 0Bh): ConfigDefault ..................................................................................103

7.8. PortC (NID = 0Ch): WCap .............................................................................................................106

7.8.1. PortC (NID = 0Ch): PinCap ..............................................................................................107

7.8.2. PortC (NID = 0Ch): ConLst ..............................................................................................108

V1.1 06/11

92HD89E

92HD89E

Ten channel HD Audio codec optimized for low power

7.8.3. PortC (NID = 0Ch): ConLstEntry0 ....................................................................................109

7.8.4. PortC (NID = 0Ch): InAmpLeft .........................................................................................110

7.8.5. PortC (NID = 0Ch): InAmpRight .......................................................................................110

7.8.6. PortC (NID = 0Ch): ConSelectCtrl ...................................................................................111

7.8.7. PortC (NID = 0Ch): PwrState ...........................................................................................111

7.8.8. PortC (NID = 0Ch): PinWCntrl .........................................................................................112

7.8.9. PortC (NID = 0Ch): UnsolResp ........................................................................................113

7.8.10. PortC (NID = 0Ch): ChSense .........................................................................................113

7.8.11. PortC (NID = 0Ch): EAPDBTLLR ...................................................................................114

7.8.12. PortC (NID = 0Ch): ConfigDefault ..................................................................................114

7.9. PortD (NID = 0Dh): WCap .............................................................................................................118

7.9.1. PortD (NID = 0Dh): PinCap ..............................................................................................119

7.9.2. PortD (NID = 0Dh): ConLst ..............................................................................................121

7.9.3. PortD (NID = 0Dh): ConLstEntry0 ....................................................................................121

7.9.4. PortD (NID = 0Dh): InAmpLeft .........................................................................................122

7.9.5. PortD (NID = 0Dh): InAmpRight .......................................................................................122

7.9.6. PortD (NID = 0Dh): ConSelectCtrl ...................................................................................123

7.9.7. PortD (NID = 0Dh): PwrState ...........................................................................................123

7.9.8. PortD (NID = 0Dh): PinWCntrl .........................................................................................124

7.9.9. PortD (NID = 0Dh): UnsolResp ........................................................................................125

7.9.10. PortD (NID = 0Dh): ChSense .........................................................................................125

7.9.11. PortD (NID = 0Dh): EAPDBTLLR ...................................................................................126

7.9.12. PortD (NID = 0Dh): ConfigDefault ..................................................................................126

7.10. PortE (NID = 0Eh): WCap ............................................................................................................130

7.10.1. PortE (NID = 0Eh): PinCap ............................................................................................131

7.10.2. PortE (NID = 0Eh): ConLst .............................................................................................133

7.10.3. PortE (NID = 0Eh): ConLstEntry0 ..................................................................................133

7.10.4. PortE (NID = 0Eh): InAmpLeft ........................................................................................134

7.10.5. PortE (NID = 0Eh): InAmpRight .....................................................................................134

7.10.6. PortE (NID = 0Eh): ConSelectCtrl ..................................................................................135

7.10.7. PortE (NID = 0Eh): PwrState .........................................................................................135

7.10.8. PortE (NID = 0Eh): PinWCntrl ........................................................................................136

7.10.9. PortE (NID = 0Eh): UnsolResp ......................................................................................137

7.10.10. PortE (NID = 0Eh): ChSense .......................................................................................137

7.10.11. PortE (NID = 0Eh): EAPDBTLLR .................................................................................138

7.10.12. PortE (NID = 0Eh): ConfigDefault ................................................................................138

7.11. PortF (NID = 0Fh): WCap ............................................................................................................142

7.11.1. PortF (NID = 0Fh): PinCap .............................................................................................143

7.11.2. PortF (NID = 0Fh): ConLst .............................................................................................145

7.11.3. PortF (NID = 0Fh): ConLstEntry0 ...................................................................................145

7.11.4. PortF (NID = 0Fh): InAmpLeft ........................................................................................146

7.11.5. PortF (NID = 0Fh): InAmpRight ......................................................................................146

7.11.6. PortF (NID = 0Fh): ConSelectCtrl ..................................................................................147

7.11.7. PortF (NID = 0Fh): PwrState ..........................................................................................147

7.11.8. PortF (NID = 0Fh): PinWCntrl ........................................................................................148

7.11.9. PortF (NID = 0Fh): UnsolResp .......................................................................................149

7.11.10. PortF (NID = 0Fh): ChSense ........................................................................................149

7.11.11. PortF (NID = 0Fh): EAPDBTLLR .................................................................................150

7.11.12. PortF (NID = 0Fh): ConfigDefault .................................................................................150

7.12. PortG (NID = 0Gh): WCap ...........................................................................................................153

7.12.1. PortG (NID = 0Gh): PinCap ...........................................................................................154

7.12.2. PortG (NID = 0Gh): ConLst ............................................................................................156

7.12.3. PortG (NID = 0Gh): ConLstEntry0 .................................................................................156

7.12.4. PortG (NID = 0Gh): InAmpLeft .......................................................................................157

7.12.5. PortG (NID = 0Gh): InAmpRight ....................................................................................157

7.12.6. PortG (NID = 0Gh): ConSelectCtrl .................................................................................158

7.12.7. PortG (NID = 0Gh): PwrState .........................................................................................158

7.12.8. PortG (NID = 0Gh): PinWCntrl .......................................................................................159

7.12.9. PortG (NID = 0Gh): UnsolResp ......................................................................................160

V1.1 06/11

92HD89E

查看更多（仅显示前5页内容，查看全部内容请下载文档。）>

92HD89E3X5PRGXYYX8相似产品对比

	92HD89E3X5PRGXYYX8	92HD89E1X5NDGXYYX	92HD89E1X5NDGXYYX8	92HD89E2X5NDGXYYX	92HD89E2X5NDGXYYX8	92HD89E3X5PRGXYYX
描述	Consumer Circuit, PQFP48, ROHS COMPLIANT, QFP-48	Consumer Circuit, ROHS COMPLIANT, QFN-40	Consumer Circuit, ROHS COMPLIANT, QFN-40	Consumer Circuit, ROHS COMPLIANT, QFN-40	Consumer Circuit, ROHS COMPLIANT, QFN-40	Consumer Circuit, PQFP48, ROHS COMPLIANT, QFP-48
是否无铅	不含铅	不含铅	不含铅	不含铅	不含铅	不含铅
是否Rohs认证	符合	符合	符合	符合	符合	符合
厂商名称	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
零件包装代码	QFP	QFN	QFN	QFN	QFN	QFP
包装说明	ROHS COMPLIANT, QFP-48	ROHS COMPLIANT, QFN-40	ROHS COMPLIANT, QFN-40	ROHS COMPLIANT, QFN-40	ROHS COMPLIANT, QFN-40	ROHS COMPLIANT, QFP-48
针数	48	40	40	40	40	48
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant
其他特性	IT ALSO REQUIRES 3.3V DIGITAL 5V ANALOG SUPPLY	IT ALSO REQUIRES 3.3V DIGITAL 5V ANALOG SUPPLY	IT ALSO REQUIRES 3.3V DIGITAL 5V ANALOG SUPPLY	IT ALSO REQUIRES 3.3V DIGITAL 5V ANALOG SUPPLY	IT ALSO REQUIRES 3.3V DIGITAL 5V ANALOG SUPPLY	IT ALSO REQUIRES 3.3V DIGITAL 5V ANALOG SUPPLY
商用集成电路类型	CONSUMER CIRCUIT	CONSUMER CIRCUIT	CONSUMER CIRCUIT	CONSUMER CIRCUIT	CONSUMER CIRCUIT	CONSUMER CIRCUIT
JESD-30 代码	S-PQFP-G48	S-XQCC-N40	S-XQCC-N40	S-XQCC-N40	S-XQCC-N40	S-PQFP-G48
JESD-609代码	e3	e3	e3	e3	e3	e3
长度	7 mm	5 mm	5 mm	5 mm	5 mm	7 mm
功能数量	1	1	1	1	1	1
端子数量	48	40	40	40	40	48
最高工作温度	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
封装主体材料	PLASTIC/EPOXY	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	PLASTIC/EPOXY
封装代码	LFQFP	HVQCCN	HVQCCN	HVQCCN	HVQCCN	LFQFP
封装形状	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
封装形式	FLATPACK, LOW PROFILE, FINE PITCH	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）	260	260	260	260	260	260
认证状态	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
座面最大高度	1.6 mm	0.9 mm	0.9 mm	0.9 mm	0.9 mm	1.6 mm
最大供电电压 (Vsup)	1.98 V	1.98 V	1.98 V	1.98 V	1.98 V	1.98 V
最小供电电压 (Vsup)	1.4 V	1.4 V	1.4 V	1.4 V	1.4 V	1.4 V
表面贴装	YES	YES	YES	YES	YES	YES
温度等级	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
端子面层	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN	MATTE TIN
端子形式	GULL WING	NO LEAD	NO LEAD	NO LEAD	NO LEAD	GULL WING
端子节距	0.5 mm	0.4 mm	0.4 mm	0.4 mm	0.4 mm	0.5 mm
端子位置	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
处于峰值回流温度下的最长时间	30	30	30	30	30	30
宽度	7 mm	5 mm	5 mm	5 mm	5 mm	7 mm
湿度敏感等级	-	3	3	3	3	-

92HD89E3X5PRGXYYX8

92HD89E3X5PRGXYYX8概述

92HD89E3X5PRGXYYX8规格参数

92HD89E3X5PRGXYYX8文档预览

92HD89E3X5PRGXYYX8相似产品对比

推荐资源