Contents
DI
SC
ON
TI
NU
ED
Features .............................................................. 1
Applications ......................................................... 1
Pin Assignment ................................................... 1
Block Diagram ..................................................... 1
Selection Guide ................................................... 2
Output Configurations.......................................... 3
Advantage over the S-808 Series ........................ 3
Absolute Maximum Ratings ................................. 4
Electrical Characteristics ..................................... 5
Test Circuits ........................................................ 9
Technical Terms.................................................. 10
Standard Circuit................................................... 11
Operation............................................................. 12
Characteristics (typical characteristics)................ 14
Application Circuit Examples ............................... 21
Notes ................................................................ 21
Dimensions, Taping............................................. 22
PR
OD
UC
T
Rev. 2.0
BUILT-IN DELAY CIRCUIT HIGH-PRECISION VOLTAGE DETECTOR
S-809 Series
The S-809 Series is a high-precision voltage detector developed using
CMOS process. The detection voltage is fixed internally, with an
accuracy of
±2.0%.
Attachment of an external capacitor can delay the
release signal. Two output types, Nch open-drain and CMOS output,
are available.
n
Features
•
Ultra-low current consumption
1.0
µA
typ. (V
DD
=2.0 V)
; Products with a detection voltage of 1.4 V or less
1.2
µA
typ. (V
DD
=3.5 V)
; Products with a detection voltage of 1.5 V or more
•
High-precision detection voltage
±2.0%
•
Low operating voltage
0.80 to 6.0 V
; Products with detection voltage of 1.4 V or less
PR
2
0.95 to 10.0 V
; Products with detection voltage of 1.5 V or more
•
Hysteresis characteristics
5% typ
•
Detection voltage
1.1 to 6.0 V
(0.1V step)
ED
TI
NU
•
Nch open-drain active low and CMOS active low output
•
SOT-23-5 Very-small plastic package
ON
n
Block Diagram
(1) Nch open-drain active low output
SC
(2) CMOS active low output
2
DI
V
DD
V
DD
OUT
1
*
OD
UC
T
•
Battery checker
remote controllers
CPUs
n
Applications
•
Power failure detector
pagers, electric calculators, electric notes and
•
Power monitor for portable equipment such as
•
Constant voltage power monitor for cameras,
video equipment and communication devices
•
Power monitor for microcomputers and reset for
n
Pin Assignment
SOT-23-5
Top view
5
4
1 OUT
2 V
DD
3 V
SS
4 NC
1
2
3
5 C
D
Figure 1
*
Delay
circuit
Delay
circuit
*
OUT
1
V
REF
V
SS
3
5
V
REF
V
SS
3
5
C
D
C
D
Figure 2
*Parasitic diode
Seiko Instruments Inc.
1
BUILT-IN DELAY CIRCUIT HIGH-PRECISION VOLTAGE DETECTOR
S-809 Series
n
Selection Guide
S−80915 AN MP
−
DDC
−
T2
Directions of the IC for taping specifications
Product name (abbreviation)
Package name (abbreviation)
MP:SOT-23-5
Output type
N:Nch open-drain (active low output)
L:CMOS (active low output)
Detection voltage rank
Table 1
Detection voltage range (V)
1.1V±2.0%
1.2V±2.0%
1.3V±2.0%
1.4V±2.0%
1.5V±2.0%
1.6V±2.0%
1.7V±2.0%
1.8V±2.0%
1.9V±2.0%
2.0V±2.0%
2.1V±2.0%
2.2V±2.0%
2.3V±2.0%
2.4V±2.0%
2.5V±2.0%
2.6V±2.0%
2.7V±2.0%
2.8V±2.0%
2.9V±2.0%
3.0V±2.0%
3.1V±2.0%
3.2V±2.0%
3.3V±2.0%
3.4V±2.0%
3.5V±2.0%
3.6V±2.0%
3.7V±2.0%
3.8V±2.0%
3.9V±2.0%
4.0V±2.0%
4.1V±2.0%
4.2V±2.0%
4.3V±2.0%
4.4V±2.0%
4.5V±2.0%
4.6V±2.0%
4.7V±2.0%
4.8V±2.0%
4.9V±2.0%
5.0V±2.0%
5.1V±2.0%
5.2V±2.0%
5.3V±2.0%
5.4V±2.0%
5.5V±2.0%
5.6V±2.0%
5.7V±2.0%
5.8V±2.0%
5.9V±2.0%
6.0V±2.0%
Hysteresis width
V
HYS
typ.(V)
0.055
0.060
0.065
0.070
0.075
0.080
0.085
0.090
0.095
0.100
0.105
0.110
0.115
0.120
0.125
0.130
0.135
0.140
0.145
0.150
0.155
0.160
0.165
0.170
0.175
0.180
0.185
0.190
0.195
0.200
0.205
0.210
0.215
0.220
0.225
0.230
0.235
0.240
0.245
0.250
0.255
0.260
0.265
0.270
0.275
0.280
0.285
0.290
0.295
0.300
Nch Open Drain(Low)
S-80911ANMP-D71-T2
S-80912ANMP-D72-T2
S-80913ANMP-DDA-T2
S-80914ANMP-DDB-T2
S-80915ANMP-DDC-T2
S-80916ANMP-DDD-T2
S-80917ANMP-DDE-T2
PR
ED
S-80918ANMP-DDF-T2
S-80920ANMP-DDH-T2
S-80921ANMP-DDJ-T2
S-80922ANMP-DDK-T2
S-80923ANMP-DDL-T2
S-80925ANMP-DDN-T2
S-80926ANMP-DDP-T2
S-80919ANMP-DDG-T2
S-80924ANMP-DDM-T2
TI
NU
S-80927ANMP-DDQ-T2
S-80928ANMP-DDR-T2
S-80929ANMP-DDS-T2
S-80930ANMP-DDT-T2
S-80931ANMP-DDV-T2
S-80932ANMP-DDW-T2
S-80933ANMP-DDX-T2
S-80934ANMP-DDY-T2
S-80935ANMP-DDZ-T2
S-80936ANMP-DD0-T2
S-80937ANMP-DD1-T2
S-80938ANMP-DD2-T2
S-80939ANMP-DD3-T2
S-80940ANMP-DD4-T2
S-80941ANMP-DD5-T2
S-80942ANMP-DD6-T2
S-80943ANMP-DD7-T2
S-80944ANMP-DD8-T2
S-80945ANMP-DD9-T2
S-80946ANMP-DJA-T2
S-80947ANMP-DJB-T2
S-80948ANMP-DJC-T2
S-80949ANMP-DJD-T2
S-80950ANMP-DJE-T2
S-80951ANMP-DJF-T2
S-80952ANMP-DJG-T2
S-80953ANMP-DJH-T2
S-80954ANMP-DJJ-T2
S-80955ANMP-DJK-T2
S-80956ANMP-DJL-T2
S-80957ANMP-DJM-T2
S-80958ANMP-DJN-T2
S-80959ANMP-DJP-T2
S-80960ANMP-DJQ-T2
ON
SC
DI
2
Seiko Instruments Inc.
OD
UC
T
CMOS Output(Low)
S-80911ALMP-D51-T2
S-80912ALMP-D52-T2
S-80913ALMP-DAA-T2
S-80914ALMP-DAB-T2
S-80915ALMP-DAC-T2
S-80916ALMP-DAD-T2
S-80917ALMP-DAE-T2
S-80918ALMP-DAF-T2
S-80919ALMP-DAG-T2
S-80920ALMP-DAH-T2
S-80921ALMP-DAJ-T2
S-80922ALMP-DAK-T2
S-80923ALMP-DAL-T2
S-80924ALMP-DAM-T2
S-80925ALMP-DAN-T2
S-80926ALMP-DAP-T2
S-80927ALMP-DAQ-T2
S-80928ALMP-DAR-T2
S-80929ALMP-DAS-T2
S-80930ALMP-DAT-T2
S-80931ALMP-DAV-T2
S-80932ALMP-DAW-T2
S-80933ALMP-DAX-T2
S-80934ALMP-DAY-T2
S-80935ALMP-DAZ-T2
S-80936ALMP-DA0-T2
S-80937ALMP-DA1-T2
S-80938ALMP-DA2-T2
S-80939ALMP-DA3-T2
S-80940ALMP-DA4-T2
S-80941ALMP-DA5-T2
S-80942ALMP-DA6-T2
S-80943ALMP-DA7-T2
S-80944ALMP-DA8-T2
S-80945ALMP-DA9-T2
S-80946ALMP-DEA-T2
S-80947ALMP-DEB-T2
S-80948ALMP-DEC-T2
S-80949ALMP-DED-T2
S-80950ALMP-DEE-T2
S-80951ALMP-DEF-T2
S-80952ALMP-DEG-T2
S-80953ALMP-DEH-T2
S-80954ALMP-DEJ-T2
S-80955ALMP-DEK-T2
S-80956ALMP-DEL-T2
S-80957ALMP-DEM-T2
S-80958ALMP-DEN-T2
S-80959ALMP-DEP-T2
S-80960ALMP-DEQ-T2
BUILT-IN DELAY DIRCUIT HIGH-PRECISION VOLTAGE DETECTOR
S-809 Series
n
Output Configurations
1. S-809 Series model numbering system
S-809 Series
Nch open-drain
(
“
L
”
reset type)
“
N
”
is the last letter of the
model number.
e.g. S-80915AN
CMOS output
(
“
L
”
reset type)
“
L
”
is the last letter of the
model number.
e.g. S-80915AL
2. Output configurations and their implementation
Implementation
With different power supplies
With active low reset CPUs
With active high reset CPUs
With voltage divider variable resistors
Nch(
“
L
”
)
Yes
Yes
No
Yes
ž
Example with two power supplies
V
DD
1
V
DD
2
ž
Examples with one power supply
V
DD
PR
CPU
OUT
C
D
TI
NU
V/D
Nch
ED
V/D
CMOS
CPU
OD
UC
T
CMOS(
“
L
”
)
No
Yes
No
No
V
DD
V/D
Nch
CPU
OUT
C
D
V
SS
OUT
C
D
V
SS
V
SS
Figure 3
n
Advantage over the S-808 Series
1. Built-In delay circuit
Delay time setting by an additional external capacitor:
The S-809 can easily delay an release signal by attachment of an external capacitor with built-In delay circuit.
DI
This results in an advantage of parts reduction over the S-808 Series.
SC
ON
Seiko Instruments Inc.
3
BUILT-IN DELAY CIRCUIT HIGH-PRECISION VOLTAGE DETECTOR
S-809 Series
n
Absolute Maximum Ratings
1. Products with a Detection voltage of 1.4V or less.
(Unless otherwise specified: Ta=25°C)
Symbol
Ratings
Unit
8
V
V
DD
−V
SS
V
SS
-0.3 to V
DD
+0.3
V
V
CD
V
OUT
I
OUT
Pd
Topr
Tstg
V
SS
-0.3 to 8
V
SS
-0.3 to V
DD
+0.3
50
150
−40
to +85
−40
to +125
V
V
mA
mW
°C
°C
Parameter
Power supply voltage
C
D
terminal Input voltage
Output
Nch
voltage
open-drain
CMOS
Output current
Power dissipation
Operating temperature
Storage temperature
2. Products with a Detection voltage of 1.5V or more.
Parameter
Power supply voltage
C
D
terminal Input voltage
Output
Nch
voltage
open-drain
CMOS
Output current
Power dissipation
Operating temperature
Storage temperature
Note:
(Unless otherwise specified: Ta=25°C)
Symbol
Ratings
Unit
12
V
V
DD
−V
SS
V
SS
-0.3 to V
DD
+0.3
V
V
CD
This IC has a built-in protection circuit for static electricity, however, prevent contact with a large static
4
DI
SC
ON
TI
NU
electricity or high voltage which exceeds the performance of the protection circuit.
Seiko Instruments Inc.
ED
I
OUT
Pd
Topr
Tstg
V
SS
-0.3 to V
DD
+0.3
50
150
−40
to +85
−40
to +125
PR
V
OUT
V
SS
-0.3 to 12
OD
UC
T
V
V
mA
mW
°C
°C
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
