Data Sheet No. PD60249
IRS2110(-1,-2,S)PbF
IRS2113(-1,-2,S)PbF
•
•
•
•
•
•
•
•
•
•
•
•
•
Features
HIGH AND LOW SIDE DRIVER
Product Summary
VOFFSET (IRS2110)
(IRS2113)
IO+/-
VOUT
ton/off (typ.)
500 V max.
600 V max.
2 A/2 A
10 V - 20 V
130 ns & 120 ns
10 ns max.
20 ns max.
Floating channel designed for bootstrap operation
Fully operational to +500 V or +600 V
Tolerant to negative transient voltage, dV/dt immune
Gate drive supply range from 10 V to 20 V
Undervoltage lockout for both channels
3.3 V logic compatible
Separate logic supply range from 3.3 V to 20 V
Logic and power ground ± 5V offset
CMOS Schmitt-triggered inputs with pull-down
Cycle by cycle edge-triggered shutdown logic
Matched propagation delay for both channels
Outputs in phase with inputs
RoHS compliant
Delay Matching (IRS2110)
(IRS2113)
Packages
Description
The IRS2110/IRS2113 are high voltage, high speed
power MOSFET and IGBT drivers with independent
high-side and low-side referenced output channels. Pro-
prietary HVIC and latch immune CMOS technologies
enable ruggedized monolithic construction. Logic in-
puts are compatible with standard CMOS or LSTTL out-
put, down to 3.3 V logic. The output drivers feature a
high pulse current buffer stage designed for minimum
driver cross-conduction. Propagation delays are
matched to simplify use in high frequency applications.
The floating channel can be used to drive an N-channel
power MOSFET or IGBT in the high-side configuration
which operates up to 500 V or 600 V.
16-Lead PDIP
(w/o leads 4 & 5)
IRS2110-2 and IRS2113-2
14-Lead PDIP
IRS2110 and IRS2113
14-Lead PDIP
(w/o lead 4)
IRS2110-1 and IRS2113-1
16-Lead SOIC
IRS2110S and
IRS2113S
Typical Connection
HO
V
DD
HIN
SD
LIN
V
SS
V
CC
V
DD
HIN
SD
LIN
V
SS
V
CC
COM
LO
V
B
V
S
up to 500 V or 600 V
TO
LOAD
(Refer to Lead Assignments for correct pin configuration). This diagram shows electrical connec-
tions only. Please refer to our Application Notes and DesignTips for proper circuit board layout.
www.irf.com
1
IRS2110(-1,-2,S)PbF/IRS2113(-1,-2,S)PbF
Absolute Maximum Ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage param-
eters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured
under board mounted and still air conditions. Additional information is shown in Figs. 28 through 35.
Symbol
V
B
V
S
V
HO
V
CC
V
LO
V
DD
V
SS
V
IN
dV
s
/dt
P
D
R
THJA
T
J
T
S
T
L
Definition
High-side floating supply voltage
High-side floating supply offset voltage
High-side floating output voltage
Low-side fixed supply voltage
Low- side output voltage
Logic supply voltage
Logic supply offset voltage
Logic input voltage (HIN, LIN, & SD)
Allowable offset supply voltage transient (Fig. 2)
Package power dissipation @ T
A
≤
+25 °C
Thermal resistance, junction to ambient
Junction temperature
Storage temperature
Lead temperature (soldering, 10 seconds)
(14 lead DIP)
(16 lead SOIC)
(14 lead DIP)
(16 lead SOIC)
(IRS2110)
(IRS2113)
Min.
-0.3
-0.3
V
B
- 20
V
S
- 0.3
-0.3
-0.3
-0.3
V
CC
- 20
V
SS
- 0.3
—
—
—
—
—
—
-55
—
Max.
520 (Note 1)
620 (Note 1)
V
B
+ 0.3
V
B
+ 0.3
20 (Note 1)
V
CC
+ 0.3
V
SS
+20
(Note 1)
V
CC
+ 0.3
V
DD
+ 0.3
50
1.6
1.25
75
100
150
150
300
Units
V
V/ns
W
°C/W
°C
Note 1: All supplies are fully tested at 25 V, and an internal 20 V clamp exists for each supply.
Recommended Operating Conditions
The input/output logic timing diagram is shown in Fig. 1. For proper operation, the device should be used within the
recommended conditions. The VS and VSS offset ratings are tested with all supplies biased at a 15 V differential.
Typical ratings at other bias conditions are shown in Figs. 36 and 37.
Symbol
V
B
V
S
V
HO
V
CC
V
LO
V
DD
V
SS
V
IN
T
A
Definition
High-side floating supply absolute voltage
High-side floating supply offset voltage
High-side floating output voltage
Low-side fixed supply voltage
Low- side output voltage
Logic supply voltage
Logic supply offset voltage
Logic input voltage (HIN, LIN & SD)
Ambient temperature
-5
(IRS2110)
(IRS2113)
Min.
V
S
+ 10
Note 2
Note 2
V
S
10
0
V
SS
+ 3
(Note 3)
V
SS
-40
Max.
V
S
+ 20
500
600
V
B
20
V
CC
V
SS
+ 20
5
V
DD
125
Units
V
°C
Note 2: Logic operational for V
S
of -4 V to +500 V. Logic state held for V
S
of -4 V to -V
BS
. (Refer to the Design Tip DT97-3)
Note 3: When V
DD
< 5 V, the minimum V
SS
offset is limited to -V
DD.
www.irf.com
2
IRS2110(-1,-2,S)PbF/IRS2113(-1,-2,S)PbF
Dynamic Electrical Characteristics
V
BIAS
(V
CC
, V
BS
, V
DD
) = 15 V, C
L
= 1000 pF, T
A
= 25 °C and V
SS
= COM unless otherwise specified. The dynamic
electrical characteristics are measured using the test circuit shown in Fig. 3.
Symbol
t
on
t
off
t
sd
t
r
t
f
MT
Definition
Turn-on propagation delay
Turn-off propagation delay
Shutdown propagation delay
Turn-on rise time
Turn-off fall time
Delay matching, HS & LS
turn-on/off
(IRS2110)
(IRS2113)
Min. Typ. Max. Units Test Conditions
—
—
—
—
—
—
—
130
120
130
25
17
—
—
160
150
160
35
25
10
20
V
S
= 0 V
V
S
= 500 V/600 V
ns
Static Electrical Characteristics
V
BIAS
(V
CC
, V
BS
, V
DD
) = 15 V, T
A
= 25 °C and V
SS
= COM unless otherwise specified. The V
IN
, V
TH,
and I
IN
parameters
are referenced to V
SS
and are applicable to all three logic input leads: HIN, LIN, and SD. The V
O
and I
O
parameters are
referenced to COM and are applicable to the respective output leads: HO or LO.
Symbol
V
IH
V
IL
V
OH
V
OL
I
LK
I
QBS
I
QCC
I
QDD
I
IN+
I
IN-
V
BSUV+
V
BSUV-
V
CCUV+
V
CCUV-
I
O+
I
O-
Definition
Logic “1” input voltage
Logic “0” input voltage
High level output voltage, V
BIAS
- V
O
Low level output voltage, V
O
Offset supply leakage current
Quiescent V
BS
supply current
Quiescent V
CC
supply current
Quiescent V
DD
supply current
Logic “1” input bias current
Logic “0” input bias current
V
BS
supply undervoltage positive going
threshold
V
BS
supply undervoltage negative going
threshold
V
CC
supply undervoltage positive going
threshold
V
CC
supply undervoltage negative going
threshold
Output high short circuit pulsed current
Output low short circuit pulsed current
Min. Typ. Max. Units Test Conditions
9.5
—
—
—
—
—
—
—
—
—
7.5
7.0
7.4
7.0
2.0
2.0
—
—
—
—
—
125
180
15
20
—
8.6
8.2
8.5
8.2
2.5
2.5
—
6.0
1.4
0.15
50
230
340
30
40
5.0
9.7
9.4
V
9.6
9.4
—
A
—
V
O
= 0 V, V
IN
= V
DD
PW
≤
10 µs
V
O
= 15 V, V
IN
= 0V
PW
≤
10 µs
V
IN
= V
DD
V
IN
= 0 V
µA
V
IN
= 0 V or V
DD
V
I
O
= 0 A
I
O
= 20 mA
V
B
=V
S
= 500 V/600 V
www.irf.com
3
IRS2110(-1,-2,S)PbF/IRS2113(-1,-2,S)PbF
Functional Block Diagram
V
B
V
DD
R Q
S
HIN
HV
LEVEL
SHIFT
UV
DETECT
PULSE
FILTER
R
R
S
Q
HO
V
DD
/V
CC
LEVEL
SHIFT
PULSE
GEN
V
S
SD
UV
DETECT
V
CC
V
DD
/V
CC
LEVEL
SHIFT
LIN
R Q
V
SS
S
LO
DELAY
COM
Lead Definitions
Symbol Description
V
DD
HIN
SD
LIN
V
SS
V
B
HO
V
S
V
CC
LO
COM
Logic supply
Logic input for high-side gate driver output (HO), in phase
Logic input for shutdown
Logic input for low-side gate driver output (LO), in phase
Logic ground
High-side floating supply
High-side gate drive output
High-side floating supply return
Low-side supply
Low-side gate drive output
Low-side return
www.irf.com
4
IRS2110(-1,-2,S)PbF/IRS2113(-1,-2,S)PbF
Lead Assignments
14 Lead PDIP
16 Lead SOIC (Wide Body)
IRS2110/IRS2113
IRS2110S/IRS2113S
14 Lead PDIP w/o lead 4
16 Lead PDIP w/o leads 4 & 5
IRS2110-1/IRS2113-1
Part Number
IRS2110-2/IRS2113-2
www.irf.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
