D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
NCP1050, NCP1051,
NCP1052, NCP1053,
NCP1054, NCP1055
Monolithic High Voltage
Gated Oscillator Power
Switching Regulator
The NCP1050 through NCP1055 are monolithic high voltage
regulators that enable end product equipment to be compliant with low
standby power requirements. This device series combines the required
converter functions allowing a simple and economical power system
solution for office automation, consumer, and industrial products.
These devices are designed to operate directly from a rectified AC line
source. In flyback converter applications they are capable of providing
an output power that ranges from 6.0 W to 40 W with a fixed AC input
of 100 V, 115 V, or 230 V, and 3.0 W to 20 W with a variable AC input
that ranges from 85 V to 265 V.
This device series features an active startup regulator circuit that
eliminates the need for an auxiliary bias winding on the converter
transformer, fault detector and a programmable timer for converter
overload protection, unique gated oscillator configuration for extremely
fast loop response with double pulse suppression, power switch current
limiting, input undervoltage lockout with hysteresis, thermal shutdown,
and auto restart fault detection. These devices are available in
economical 8−pin dual−in−line and 4−pin SOT−223 packages.
Features
http://onsemi.com
MARKING
DIAGRAMS
8
PDIP−8
P SUFFIX
CASE 626A
1
NCP105XZ
AWL
YYWWG
8
1
Pin: 1.
V
CC
2.
Control Input
3, 7−8. Ground
4.
No Connection
5.
Power Switch Drain
SOT−223
ST SUFFIX
CASE 318E
1
Pin: 1.V
CC
2.Control Input
3.Power Switch Drain
4.Ground
AYW
N5XZG
G
•
Startup Circuit Eliminates the Need for Transformer Auxiliary Bias
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Winding
Optional Auxiliary Bias Winding Override for Lowest Standby
Power Applications
Converter Output Overload and Open Loop Protection
Auto Restart Fault Protection
IC Thermal Fault Protection
Unique, Dual Edge, Gated Oscillator Configuration for Extremely
Fast Loop Response
Oscillator Frequency Dithering with Controlled Slew Rate Driver for
Reduced EMI
Low Power Consumption Allowing European Blue Angel Compliance
On−Chip 700 V Power Switch Circuit and Active Startup Circuit
Rectified AC Line Source Operation from 85 V to 265 V
Input Undervoltage Lockout with Hysteresis
Oscillator Frequency Options of 44 kHz, 100 kHz, 136 kHz
Pb−Free Packages are Available
AC−DC Converters
Wall Adapters
Portable Electronic Chargers
Low Power Standby and Keep−Alive Supplies
1
= Current Limit (0, 1, 2, 3, 4, 5)
= Oscillator Frequency
A = 44 kHz, B = 100 kHz, C = 136 kHz
A
= Assembly Location
WL,
= Wafer Lot
YY, Y = Year
WW, W = Work Week
G or
G
= Pb−Free Package
(Note: Microdot may be in either location)
X
Z
ORDERING INFORMATION
See detailed ordering and shipping information on page 22 of
this data sheet.
Typical Applications
©
Semiconductor Components Industries, LLC, 2010
June, 2010
−
Rev. 11
Publication Order Number:
NCP1050/D
NCP1050, NCP1051, NCP1052, NCP1053, NCP1054, NCP1055
+
AC Line
Input
+
Snubber
+
Converter
DC Output
−
Power Switch Circuit Output
V
CC
+
1
5
Startup & V
CC
Regulator Circuit
Power
Switch
Circuit
Fault Detector
Control Input 2
Oscillator &
Gating Logic
Ground
3, 7−8
Figure 1. Typical Application
Pin Function Description
Pin
(SOT−223)
1
Pin
(PDIP−8)
1
Function
V
CC
Description
This is the positive supply voltage input. During startup, power is supplied to this input
from Pin 5. When V
CC
reaches V
CC
(on), the Startup Circuit turns off and the output is
allowed to begin switching with 1.0 V hysteresis on the V
CC
pin. The capacitance con-
nected to this pin programs fault timing and frequency modulation rate.
The Power Switch Circuit is turned off when a current greater than approximately 50
mA
is drawn out of or applied to this pin. A 10 V clamp is built onto the chip to protect the
device from ESD damage or overvoltage conditions.
This pin is the control circuit and Power Switch Circuit ground. It is part of the integrated
circuit lead frame.
2
2
Control Input
4
−
3
3, 7, 8
4
5
Ground
No Connection
Power Switch
Drain
This pin is designed to directly drive the converter transformer primary, and internally
connects to Power Switch and Startup Circuit.
http://onsemi.com
2
NCP1050, NCP1051, NCP1052, NCP1053, NCP1054, NCP1055
+
AC Line
Input
+
Snubber
+
Converter
DC Output
−
Power Switch Circuit Output
V
CC
+
10 V
+
Startup/V
CC
Reg
+
−
7.5/8.5 V
Fault
Detector
S
Q
R
Driver
Fault
Latch
Startup
Circuit
Internal Bi-
as
V
CC
Bypass/
Fault Timing/
V
CO
Sweep
Control
Undervoltage
Lockout
+
V
CC
−
+
4.5 V
Thermal
Shutdown
Power
Switch
Circuit
Oscillator
48
mA
I
H
= 10
mA
Turn On
Latch
R
+
S
R
Q
Turn Off
Latch
Ck
Q
2.6 V
Control
Input
10 V
+
3.3 V
+
−
Current Limit
Comparator
Leading Edge
Blanking
+
R
SENSE
48
mA
I
H
= 10
mA
Ground
Figure 2. Representative Block Diagram
http://onsemi.com
3
NCP1050, NCP1051, NCP1052, NCP1053, NCP1054, NCP1055
f
OSC (high)
8.5 V
V
CC
7.5 V
Oscillator Duty
Cycle
f
OSC (low)
Oscillator Clock
47.5
mA
37.5
mA
I
CONTROL, SINK
0
mA
Leading Edge On
Feedback Off
Delay On
Duty Cycle Off
Leading Edge On
Duty Cycle Off
No Second
Pulse
Leading Edge On
Duty Cycle Off
Leading Edge On
Current Limit Off
Power Switch
Circuit Gate Drive
Primary Current
Current Limit
Threshold
Current Limit
Propagation
Delay
Figure 3. Timing Diagram for Gated Oscillator with Dual Edge PWM
http://onsemi.com
4
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
