ADVANCED INFORMATION
MX28F320J3/640J3/128J3
32M/64M/128M [x8/x16] SINGLE 3V PAGE MODE FLASH MEMORY
FEATURES
• 2.7V to 3.6V operation voltage
• Block Structure
- 32 x 128Kbyte Erase Blocks (32M)
- 64 x 128Kbyte Erase Blocks (64M)
- 128 x 128Kbyte Erase Blocks (128M)
• Fast random / page mode access time
- 120/25 ns Read Access Time (32M)
- 120/25 ns Read Access Time (64M)
- 150/25 ns Read Access Time (128M)
• 128-bit Protection Register
- 64-bit Unique Device Identifier
- 64-bit User Programmable OTP Cells
• 32-Byte Write Buffer
- 6 us/byte Effective Programming Time
• Enhanced Data Protection Features Absolute Protec-
tion with VPEN = GND
- Flexible Block Locking
- Block Erase/Program Lockout during Power Transi-
tions
Software Feature
• Support Common Flash Interface (CFI)
- Flash device parameters stored on the device and
provide the host system to access.
• Automation Suspend Options
- Block Erase Suspend to Read
- Block Erase Suspend to Program
- Program Suspend to Read
Hardware Feature(Not for 48-TSOP/48-RTSOP)
• A0 pin
- Select low byte address when device is in byte mode.
Not used in word mode.
• STS pin
- Indicates the status of the internal state machine.
• VPEN pin
- For Erase /Program/ Block Lock enable.
• VCCQ Pin
- The output buffer power supply, control the device 's
output voltage.
Performance
• Low power dissipation
- typical 15mA active current for page mode read
- 80uA/(max.) standby current
- Deep power-down current: 5uA
• High Performance
- Block erase time: 2s typ.
- Byte programming time: 210us typ.
- Block programming time: 0.8s typ. (using Write to
Buffer Command)
• Program/Erase Endurance cycles:
five grades-- "C1" stands for 10 cycles
"C2" stands for 100 cycles
"C3" stands for 1,000 cycles
"C4" stands for 10,000 cycles
"C5" stands for 100,000 cycles
(please refer to Ordering Information of page 47)
Packaging
- 48-Lead TSOP (for MX28F128J3)
- 48-Lead RTSOP (for MX28F128J3)
- 56-Lead TSOP
- 48-ball Flip Chip CSP (for MX28F320J3/640J3)
- 64-ball CSP
Technology
- MX28F128J3 using Nbit (0.25u) Flash Technology
- MX28F320J3/640J3 using Nbit (0.35u) Flash Tech-
nology
P/N:PM0858
REV. 0.4, JUN. 07, 2002
1
MX28F320J3/640J3/128J3
GENERAL DESCRIPTION
The MXIC's MX28F320J3/640J3/128J3 series Flash use
the most advance 2 bits/cell Nbit technology, double the
storage capacity of memory cell. The device provide the
high density Flash memory solution with reliable perfor-
mance and most cost-effective.
The device organized as by 8 bits or by 16 bits of output
bus. The device is packaged in 48-Lead TSOP, 48-Lead
RTSOP, 56-Lead TSOP, 48-ball Flip Chip CSP and 64-
ball CSP. It is designed to be reprogrammed and erased
in system or in standard EPROM programmers.
The device offers fast access time and allowing opera-
tion of high-speed microprocessors without wait states.
To eliminate bus contention, the device has separate chip
enable (CE0, CE1, CE2) and output enable (OE) con-
trols. The device augment EPROM functionality with in-
circuit electrical erasure and programming. The device
uses a command register to manage this functionality.
The MXIC's Nbit technology reliably stores memory con-
tents even after the specific erase and program cycles.
The MXIC cell is designed to optimize the erase and
program mechanisms by utilizing the dielectric's charac-
ter to trap or release charges from ONO layer.
The device uses a 2.7V to 3.6V VCC supply to perform
the High Reliability Erase and auto Program/Erase algo-
rithms.
The highest degree of latch-up protection is achieved
P/N:PM0858
REV. 0.4, JUN. 07, 2002
2
MX28F320J3/640J3/128J3
PIN CONFIGURATION
48-TSOP (12mm x 20mm) (for MX28F128J3 word mode only)
WE
A17
A16
A15
A14
A13
A12
A11
A10
A9
A20
A22
A21
A19
A18
A8
A7
A6
A5
A4
A3
A2
A1
CE0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
GND
GND
Q15
Q7
Q14
Q6
Q13
Q5
Q12
Q4
VCC
VCC
A23
Q11
Q3
Q10
Q2
Q9
Q1
Q8
Q0
OE
GND
RESET(*)
MX28F128J3 (x16 only)
Normal Type
(* RESET pin : high enable)
48-RTSOP (12mm x 20mm) (for MX28F128J3 word mode only)
GND
GND
Q15
Q7
Q14
Q6
Q13
Q5
Q12
Q4
VCC
VCC
A23
Q11
Q3
Q10
Q2
Q9
Q1
Q8
Q0
OE
GND
RESET(*)
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
WE
A17
A16
A15
A14
A13
A12
A11
A10
A9
A20
A22
A21
A19
A18
A8
A7
A6
A5
A4
A3
A2
A1
CE0
MX28F128J3 (x16 only)
Reverse Type
(* RESET pin : high enable)
P/N:PM0858
REV. 0.4, JUN. 07, 2002
3
MX28F320J3/640J3/128J3
56 TSOP (14mm x 20mm)
A22
CE1
A21
A20
A19
A18
A17
A16
VCC
A15
A14
A13
A12
CE0
VPEN
RESET
A11
A10
A9
A8
GND
A7
A6
A5
A4
A3
A2
A1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
NC
WE
OE
STS
Q15
Q7
Q14
Q6
GND
Q13
Q5
Q12
Q4
VCCQ
GND
Q11
Q3
Q10
Q2
VCC
Q9
Q1
Q8
Q0
A0
BYTE
A23
CE2
Notes:
1. A22 exists on 64M, 128M densities. On 32M densities this pin is a no connect (NC).
2. A23 exists on 128M densities. On 32M and 64M densities this pin is a no connect (NC).
48 Flip Chip CSP (for MX28F320J3/640J3)
1
2
3
4
5
6
7
8
A
A14
A12
A9
VPEN
VCC
A20
A8
A5
B
A15
A11
WE
RESET
A19
A18
A6
A3
C
A16
A13
A10
A22
A21
A7
A4
A2
13 mm
D
A17
Q14
Q5
Q11
Q2
Q8
CEO
A1
E
VCCQ
Q15
Q6
Q12
Q3
Q9
Q0
GND
F
GND
Q7
Q13
Q4
VCC
Q10
Q1
OE
8mm
P/N:PM0858
REV. 0.4, JUN. 07, 2002
4
MX28F320J3/640J3/128J3
64 Ball CSP (10x13x1.2mm, 1.0mm-ball pitch)
1
2
3
4
5
6
7
8
A
A1
A6
A8
VPEN
A13
VCC
A18
A22
B
A2
GND
A9
CE0
A14
DU
A19
CE1
C
A3
A7
A10
A12
A15
DU
A20
A21
D
A4
A5
A11
RESET
DU
DU
A16
A17
E
Q8
Q1
Q9
Q3
Q4
DU
Q15
STS
13 mm
F
BYTE
Q0
Q10
Q11
Q12
DU
DU
OE
G
A23
A0
Q2
VCCQ
Q5
Q6
Q14
WE
H
CE2
DU
VCC
GND
Q13
GND
Q7
NC
10mm
Notes:
1. Address A22 is only valid on 64M and 128M densities. Otherwise, it is a no connect (NC).
2. Address A23 is only valid on 128M densities. Otherwise, it is a no connect (NC).
3. Don't Use (DU) pins refer to pins that should not be connected.
PIN DESCRIPTION
SYMBOL
A0
A1~A23
Q0~Q15
WE
OE
RESET
RESET
PIN NAME
Byte Select Address
Address Input (32M:A0~A21,
64M:A0~A22, 128M:A0~A23)
Data Inputs/Outputs
VCCQ
VCC
GND
NC
DU
Write Enable Input
Output Enable Input
Reset/Deep Power Down mode
(low enable for 56-TSOP & 64-CSP)
Reset/Deep Power Down mode
(high enable for 48-TSOP &
48-RTSOP)
CE0, CE1, CE2 Chip Enable Input
SYMBOL
STS
BYTE
VPEN
PIN NAME
STATUS Pin
Byte Mode Enable
ERASE/PROGRAM/BLOCK Lock
Enable
Output Buffer Power Supply
Device Power Supply
Device Ground
Pin Not Connected Internally
Don't Use
P/N:PM0858
REV. 0.4, JUN. 07, 2002
5
电源技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
