NCP81081
Integrated Driver and
MOSFET
The NCP81081 integrates a MOSFET driver, high−side MOSFET
and low−side MOSFET into a 6 mm x 6 mm 40−pin QFN package.
The driver and MOSFETs have been optimized for high−current
DC−DC buck power conversion applications. The NCP81081
integrated solution greatly reduces package parasitics and board space
compared to a discrete component solution.
Features
http://onsemi.com
MARKING
DIAGRAM
1
•
•
•
•
•
•
•
•
Capable of Switching Frequencies Up to 1 MHz
Capable of Output Currents Up to 35 A
PWM Input Capable of 3.3 V and 5 V
Internal Bootstrap Diode
Zero Current Detection
Undervoltage Lockout
Internal Thermal Warning / Thermal Shutdown
These are Pb−Free Devices
5V
12−20 V
1 40
QFN40
MN SUFFIX
CASE 485AZ
A
WL
YY
WW
G
NCP81081
AWLYYWWG
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
5V
Thermal
Warning
THWN
VCIN
VIN
BOOT
PHASE
VSWH
PWM
CGND
PGND
Vout
ORDERING INFORMATION
Device
NCP81081MNR2G
NCP81081MNTWG
Package
Shipping
†
QFN40
2500/Tape & Reel
(Pb−Free)
QFN40
2500/Tape & Reel
(Pb−Free)
ZCD Enable
Output
Disable
PWM
ZCD_EN#
DISB#
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
Figure 1. Application Schematic
©
Semiconductor Components Industries, LLC, 2012
March, 2012
−
Rev. 1
1
Publication Order Number:
NCP81081/D
NCP81081
ELECTRICAL CHARACTERISTICS
(Note 1) (VCIN = 5 V, VIN = 12 V, T
A
=
−10°C
to +100°C, unless otherwise noted)
Parameter
SUPPLY CURRENT
VCIN Current (normal mode)
VCIN Current (shutdown mode)
UNDERVOLTAGE LOCKOUT
UVLO Startup
UVLO Hysteresis
BOOTSTRAP DIODE
Forward Voltage
PWM INPUT
PWM Input Voltage High
PWM Input Voltage Mid−State
PWM Input Voltage Low
Tri−State Shutdown Holdoff Time
PWM Input Resistance
PWM Input Bias Voltage
OUTPUT DISABLE
Output Disable Input Voltage High
Output Disable Input Voltage Low
Output Disable Hysteresis
Output Disable Propagation Delay
ZERO CROSS DETECT
Zero Cross Detect High
Zero Cross Detect Low
Zero Cross Detect Threshold
ZCD Blanking Timer
THERMAL WARNING/SHUTDOWN
Thermal Warning Temperature
Thermal Warning Hysteresis
Thermal Shutdown Temperature
Thermal Shutdown Hysteresis
150
15
180
25
°C
°C
°C
°C
V
ZCD_EN#_HI
V
ZCD_EN#_LO
2.0
−
−
−
−6
250
−
0.8
V
V
mV
ns
V
DISB#_HI
V
DISB#_LO
−
2.0
−
−
−
−
−
500
20
−
0.8
−
40
V
V
mV
ns
V
PWM_HI
V
PWM_MID
V
PWM_LO
t
holdoff
2.65
1.4
−
−
−
−
250
63
1.7
−
2.0
0.7
V
V
V
ns
kW
V
−
VCIN = 5 V, forward bias current = 2 mA
0.1
0.4
0.6
V
−
−
3.8
150
4.35
200
4.5
250
V
mV
−
−
DISB# = 5 V, PWM = OSC,
FSW = 400 kHz
DISB# = GND
14
15
20
30
mA
mA
Symbol
Condition
Min
Typ
Max
Unit
1. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T
J
= T
A
= 25°C. Low
duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
http://onsemi.com
4
NCP81081
APPLICATIONS INFORMATION
Theory of Operation
The NCP81081 is an integrated driver and MOSFET
module designed for use in a synchronous buck converter
topology. A single PWM input signal is all that is required
to properly drive the high−side and low−side MOSFETs.
Low−Side Driver
The low−side driver is designed to drive a
ground−referenced low R
DS(on)
N−Channel MOSFET. The
voltage rail for the low−side driver is internally connected to
VCIN and PGND.
High−Side Driver
The high−side driver is designed to drive a floating low
RDS(on) N−channel MOSFET. The gate voltage for the
high side driver is developed by a bootstrap circuit
referenced to Switch Node (VSWH) pin.
The bootstrap circuit is comprised of the internal diode
and an external bootstrap capacitor. When the NCP81081 is
starting up, the VSWH pin is at ground, so the bootstrap
capacitor will charge up to VCIN through the bootstrap
diode See Figure 1. When the PWM input goes high, the
high−side driver will begin to turn on the high−side
MOSFET using the stored charge of the bootstrap capacitor.
As the high−side MOSFET turns on, the VSWH pin will
rise. When the high−side MOSFET is fully on, the switch
node will be at 12 V, and the BST pin will be at 5 V plus the
charge of the bootstrap capacitor (approaching 17 V).
The bootstrap capacitor is recharged when the switch
node goes low during the next cycle.
Zero Current Detect
The NCP81081 prevents cross conduction by monitoring
the status of the MOSFETs and applying the appropriate
amount of “dead−time” or the time between the turn off of
one MOSFET and the turn on of the other MOSFET.
When the PWM input pin goes high, the gate of the
low−side MOSFET (GL pin) will go low after a propagation
delay (tpdlGL). The time it takes for the low−side MOSFET
to turn off (tfGL) is dependent on the total charge on the
low−side MOSFET gate. The NCP81081 monitors the gate
voltage of both MOSFETs and the switchnode voltage to
determine the conduction status of the MOSFETs. Once the
low−side MOSFET is turned off an internal timer will delay
(tpdhGH) the turn on of the high−side MOSFET.
Likewise, when the PWM input pin goes low, the gate of
the high−side MOSFET (GH pin) will go low after the
propagation delay (tpdlGH). The time to turn off the
high−side MOSFET (tfGH) is dependent on the total gate
charge of the high−side MOSFET. A timer will be triggered
once the high−side MOSFET has stopped conducting, to
delay (tpdhGL) the turn on of the low−side MOSFET.
Th
ermal Warning / Thermal Shutdown
When ZCD_EN# is set high, the NCP81081 will operate
in normal PWM mode.
When ZCD_EN# is set low, zero current detect (ZCD)
will be enabled. If PWM goes high, GH will go high after the
non−overlap delay. If PWM goes low, GL will go high after
the non−overlap delay, and stay high for the duration of the
ZCD blanking timer. Once this timer has expired, VSWH
will be monitored for zero current detection, and will pull
GL low once detected. The threshold on VSWH to
determine zero current undergoes an auto-calibration cycle
every time DISB# is brought from low to high. This
auto-calibration cycle typically takes 25
ms
to complete.
Safety Timer and Overlap Protection Circuit
When the temperature of the driver reaches 150°C, the
THWN pin will be pulled low indicating a thermal warning.
At this point, the part continues to function normally. When
the temperature drops below 135°C, the THWN will go
high.
If the driver temperature exceeds 180°C, the part will
enter thermal shutdown and turn off both MOSFETs. Once
the temperature falls below 155°C, the part will resume
normal operation. The THWN pin has a maximum current
capability of 30 mA.
Power Supply Decoupling
The NCP81081 can source and sink relatively large
current to the gate pins of the MOSFETs. In order to
maintain a constant and stable supply voltage (VCIN) a low
ESR capacitor should be placed near the power and ground
pins. A 1
mF
to 4.7
mF
multi layer ceramic capacitor
(MLCC) is usually sufficient.
Bootstrap Circuit
It is very important that MOSFETs in a synchronous buck
regulator do not both conduct at the same time. Excessive
shoot−through or cross conduction can damage the
MOSFETs, and even a small amount of cross conduction
will cause a decrease in the power conversion efficiency.
The bootstrap circuit uses a charge storage capacitor
(C
BST
) and the internal diode. The bootstrap capacitor must
have a voltage rating that is able to withstand twice the
maximum supply voltage. A minimum 50 V rating is
recommended. A bootstrap capacitance greater than 100 nF
and a minimum 50 V rating is recommended. A good quality
ceramic capacitor should be used.
http://onsemi.com
5