Datasheet> 器件分类 > 嵌入式处理器和控制器> 微控制器和处理器> CM80616003177ACSLBLV

文档预览

CM80616003177ACSLBLV: 产品描述Microprocessor, 64-Bit, 133MHz, CMOS, PBGA1156, 37.50 X 37.50 MM, FCLGA-1156; 产品类别嵌入式处理器和控制器微控制器和处理器; 文件大小548KB，共104页; 制造商Intel(英特尔); 官网地址http://www.intel.com/; 标准

下载文档详细参数全文预览

CM80616003177ACSLBLV概述

Microprocessor, 64-Bit, 133MHz, CMOS, PBGA1156, 37.50 X 37.50 MM, FCLGA-1156

CM80616003177ACSLBLV规格参数

参数名称	属性值
是否Rohs认证	符合
厂商名称	Intel(英特尔)
零件包装代码	LGA
包装说明	BGA, LGA1156,40X40,36/30
针数	1156
Reach Compliance Code	compliant
ECCN代码	3A001.A.3
地址总线宽度
位大小	64
边界扫描	YES
最大时钟频率	133 MHz
外部数据总线宽度
格式	FLOATING POINT
集成缓存	YES
JESD-30 代码	S-PBGA-B1156
低功率模式	YES
端子数量	1156
最高工作温度	85 °C
最低工作温度	-40 °C
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	LGA1156,40X40,36/30
封装形状	SQUARE
封装形式	GRID ARRAY
电源	0.65/1.4 V
认证状态	Not Qualified
速度	133 MHz
最大压摆率	75000 mA
最大供电电压	1.15 V
最小供电电压	1.045 V
标称供电电压	1.1 V
表面贴装	YES
技术	CMOS
温度等级	INDUSTRIAL
端子形式	BUTT
端子节距	0.75 mm
端子位置	BOTTOM
uPs/uCs/外围集成电路类型	MICROPROCESSOR

文档预览

下载PDF文档

全文
预览

Intel

Core™ i5-600, i3-500 Desktop

Processor Series and Intel

Pentium

Processor G6950

Datasheet – Volume 1

This is volume 1 of 2

January 2010

Document Number: 322909-002

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR

OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS

OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING

TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE,

MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE

FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for

future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published

specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different

processor families. See http://www.intel.com/products/processor_number for details. Over time processor numbers will increment based on changes in

clock, speed, cache, FSB, or other features, and increments are not intended to represent proportional or quantitative increases in any particular

feature. Current roadmap processor number progression is not necessarily representative of future roadmaps. See www.intel.com/products/

processor_number for details.

Intel

Active Management Technology requires the computer system to have an Intel(R) AMT-enabled chipset, network hardware and software, as well

as connection with a power source and a corporate network connection. Setup requires configuration by the purchaser and may require scripting with

the management console or further integration into existing security frameworks to enable certain functionality. It may also require modifications of

implementation of new business processes. With regard to notebooks, Intel AMT may not be available or certain capabilities may be limited over a host

OS-based VPN or when connecting wirelessly, on battery power, sleeping, hibernating or powered off. For more information, see www.intel.com/

technology/platform-technology/intel-amt/

Intel® Trusted Execution Technology (Intel® TXT) requires a computer system with Intel® Virtualization Technology (Intel® Virtualization Technology

(Intel® VT-x) and Intel® Virtualization Technology for Directed I/O (Intel® VT-d)), a Intel TXT-enabled processor, chipset, BIOS, Authenticated Code

Modules and an Intel TXT-compatible measured launched environment (MLE). The MLE could consist of a virtual machine monitor, an OS or an

application. In addition, Intel TXT requires the system to contain a TPM v1.2, as defined by the Trusted Computing Group and specific software for some

uses. For more information, see http://www.intel.com/technology/security

Intel

Virtualization Technology requires a computer system with an enabled Intel

processor, BIOS, virtual machine monitor (VMM) and, for some uses,

certain computer system software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software

configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your

application vendor.

Warning: Altering clock frequency and/or voltage may (i) reduce system stability and useful life of the system and processor; (ii) cause the processor

and other system components to fail; (iii) cause reductions in system performance; (iv) cause additional heat or other damage; and (v) affect system

data integrity. Intel has not tested, and does not warranty, the operation of the processor beyond its specifications.

* Intel® Turbo Boost Technology requires a PC with a processor with Intel Turbo Boost Technology capability. Intel Turbo Boost Technology performance

varies depending on hardware, software and overall system configuration. Check with your PC manufacturer on whether your system delivers Intel Turbo

Boost Technology. For more information, see http://www.intel.com/technology/turboboost

Hyper-threading Technology requires a computer system with a processor supporting HT Technology and an HT Technology-enabled chipset, BIOS, and

operating system. Performance will vary depending on the specific hardware and software you use. For more information including details on which

processors support HT Technology, see http://www.intel.com/info/hyperthreading.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications

enabled for Intel

64 architecture. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for

more information.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check

with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.

Enhanced Intel SpeedStep

Technology for specified units of this processor available Q2/06. See the Processor Spec Finder at http://

processorfinder.intel.com or contact your Intel representative for more information.

Intel,Intel Core, Core Inside, Intel Speedstep, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Datasheet, Volume 1

Contents

Introduction

.............................................................................................................. 9

1.1

Processor Feature Details ................................................................................... 11

1.1.1 Supported Technologies .......................................................................... 11

1.2

Interfaces ........................................................................................................ 11

1.2.1 System Memory Support ......................................................................... 11

1.2.2 PCI Express* ......................................................................................... 12

1.2.3 Direct Media Interface (DMI).................................................................... 13

1.2.4 Platform Environment Control Interface (PECI) ........................................... 14

1.2.5 Intel

HD Graphics................................................................................. 14

1.2.6 Intel

Flexible Display Interface (Intel

FDI) ............................................. 14

1.3

Power Management Support ............................................................................... 15

1.3.1 Processor Core....................................................................................... 15

1.3.2 System ................................................................................................. 15

1.3.3 Memory Controller.................................................................................. 15

1.3.4 PCI Express* ......................................................................................... 15

1.4

Thermal Management Support ............................................................................ 15

1.5

Package ........................................................................................................... 15

1.6

Terminology ..................................................................................................... 16

1.7

Related Documents ........................................................................................... 18

Interfaces................................................................................................................

2.1

System Memory Interface .................................................................................. 19

2.1.1 System Memory Technology Supported ..................................................... 19

2.1.2 System Memory Timing Support............................................................... 20

2.1.3 System Memory Organization Modes......................................................... 21

2.1.3.1 Single-Channel Mode................................................................. 21

2.1.3.2 Dual-Channel Mode — Intel

Flex Memory Technology Mode .......... 21

2.1.4 Rules for Populating Memory Slots ............................................................ 22

2.1.5 Technology Enhancements of Intel

Fast Memory Access (Intel

FMA).......... 23

2.1.5.1 Just-in-Time Command Scheduling.............................................. 23

2.1.5.2 Command Overlap .................................................................... 23

2.1.5.3 Out-of-Order Scheduling ............................................................ 23

2.1.6 System Memory Pre-Charge Power Down Support Details ............................ 23

2.2

PCI Express* Interface....................................................................................... 24

2.2.1 PCI Express* Architecture ....................................................................... 24

2.2.1.1 Transaction Layer ..................................................................... 25

2.2.1.2 Data Link Layer ........................................................................ 25

2.2.1.3 Physical Layer .......................................................................... 25

2.2.2 PCI Express* Configuration Mechanism ..................................................... 26

2.2.3 PCI Express Port .................................................................................... 26

2.3

Direct Media Interface (DMI)............................................................................... 27

2.3.1 DMI Error Flow....................................................................................... 27

2.3.2 Processor/PCH Compatibility Assumptions.................................................. 27

2.3.3 DMI Link Down ...................................................................................... 27

2.4

Integrated Graphics........................................................................................... 27

2.4.1 3D and Video Engines for Graphics Processing............................................ 28

2.4.1.1 3D Engine EUs.......................................................................... 28

2.4.1.2 3D Pipeline .............................................................................. 28

2.4.1.3 Video Engine ............................................................................ 29

2.4.1.4 2D Engine................................................................................ 29

2.4.2 Integrated Graphics Display..................................................................... 31

Datasheet, Volume 1

2.5

2.6

2.4.2.1 Display Planes ..........................................................................31

2.4.2.2 Display Pipes ............................................................................32

2.4.2.3 Display Ports ............................................................................32

2.4.3 Intel

Flexible Display Interface ...............................................................32

Platform Environment Control Interface (PECI) ......................................................33

Interface Clocking..............................................................................................33

2.6.1 Internal Clocking Requirements ................................................................33

Technologies............................................................................................................35

3.1

Intel

Virtualization Technology ..........................................................................35

3.1.1 Intel

VT-x Objectives ............................................................................35

3.1.2 Intel

VT-x Features ...............................................................................35

3.1.3 Intel

VT-d Objectives ............................................................................36

3.1.4 Intel

VT-d Features ...............................................................................36

3.1.5 Intel

VT-d Features Not Supported..........................................................37

3.2

Intel

Trusted Execution Technology (Intel

TXT) .................................................37

3.3

Intel

Hyper-Threading Technology .....................................................................38

3.4

Intel

Turbo Boost Technology ............................................................................38

3.5

New Instructions ...............................................................................................38

3.5.1 Advanced Encryption Standard New Instructions (AESNI).............................38

3.5.2 PCLMULQDQ Instruction ..........................................................................38

Power Management

.................................................................................................39

4.1

ACPI States Supported .......................................................................................39

4.1.1 System States........................................................................................39

4.1.2 Processor Core/Package Idle States...........................................................39

4.1.3 Integrated Memory Controller States .........................................................39

4.1.4 PCI Express* Link States .........................................................................40

4.1.5 Integrated Graphics States ......................................................................40

4.1.6 Interface State Combinations ...................................................................40

4.2

Processor Core Power Management ......................................................................41

4.2.1 Enhanced Intel

SpeedStep

Technology ..................................................41

4.2.2 Low-Power Idle States.............................................................................41

4.2.3 Requesting Low-Power Idle States ............................................................43

4.2.4 Core C-states .........................................................................................44

4.2.4.1 Core C0 State ...........................................................................44

4.2.4.2 Core C1/C1E State ....................................................................44

4.2.4.3 Core C3 State ...........................................................................44

4.2.4.4 Core C6 State ...........................................................................44

4.2.4.5 C-State Auto-Demotion ..............................................................45

4.2.5 Package C-States ...................................................................................45

4.2.5.1 Package C0 ..............................................................................46

4.2.5.2 Package C1/C1E........................................................................47

4.2.5.3 Package C3 State ......................................................................47

4.2.5.4 Package C6 State ......................................................................47

4.3

IMC Power Management .....................................................................................48

4.3.1 Disabling Unused System Memory Outputs.................................................48

4.3.2 DRAM Power Management and Initialization ...............................................48

4.3.2.1 Initialization Role of CKE ............................................................48

4.3.2.2 Conditional Self-Refresh .............................................................48

4.3.2.3 Dynamic Power Down Operation..................................................49

4.3.2.4 DRAM I/O Power Management ....................................................49

4.4

PCI Express* Power Management ........................................................................49

4.5

Integrated Graphics Power Management ...............................................................50

4.5.1 Graphics Render C-State .........................................................................50

Thermal Management

..............................................................................................51

Datasheet, Volume 1

Signal Description

................................................................................................... 53

6.1

System Memory Interface .................................................................................. 54

6.2

Memory Reference and Compensation .................................................................. 56

6.3

Reset and Miscellaneous Signals.......................................................................... 56

6.4

PCI Express* Based Interface Signals................................................................... 57

6.5

DMI — Processor to PCH Serial Interface .............................................................. 58

6.6

PLL Signals....................................................................................................... 58

6.7

Intel

Flexible Display Interface Signals ............................................................... 59

6.8

JTAG/ITP Signals............................................................................................... 59

6.9

Error and Thermal Protection .............................................................................. 60

6.10 Power Sequencing ............................................................................................. 61

6.11 Processor Core Power Signals ............................................................................. 61

6.12 Graphics and Memory Core Power Signals............................................................. 63

6.13 Ground and NCTF .............................................................................................. 63

6.14 Processor Internal Pull Up/Pull Down.................................................................... 64

Electrical Specifications

........................................................................................... 65

7.1

Power and Ground Lands.................................................................................... 65

7.2

Decoupling Guidelines ........................................................................................ 65

7.2.1 Voltage Rail Decoupling........................................................................... 65

7.3

Processor Clocking (BCLK[0], BCLK#[0]) .............................................................. 66

7.3.1 PLL Power Supply ................................................................................... 66

7.4

VCC Voltage Identification (VID).......................................................................... 66

7.5

Graphics Voltage Identification (GFX_VID) ............................................................ 67

7.6

Reserved or Unused Signals................................................................................ 71

7.7

Signal Groups ................................................................................................... 71

7.8

Test Access Port (TAP) Connection....................................................................... 74

7.9

Absolute Maximum and Minimum Ratings ............................................................. 74

7.10 DC Specifications .............................................................................................. 75

7.10.1 Voltage and Current Specifications............................................................ 75

7.11 Platform Environmental Control Interface (PECI) DC Specifications........................... 83

7.11.1 DC Characteristics .................................................................................. 83

7.11.2 Input Device Hysteresis .......................................................................... 84

Processor Land and Signal Information

................................................................... 85

8.1

Processor Land Assignments ............................................................................... 85

Datasheet, Volume 1

推荐资源

并联功率运算放大器

启动时能发出信号的正转启动电路

DC升压模块AH812在单片机系统中的应用

三相无源逆变电路图

简易充电器电路图

采用μPC1943,1944的开关电源实例电路图

集成运算放大器的基本应用: 26804...; 15075018luerdu 单片机

嵌入式学习开发利器——飞凌OK2440性能及配置详解: 产品概述：飞凌开发板七大优势 1．核心板优势： 6层PCB结构，经过实际项目的检验，在强电磁干扰、强粉尘环境、高低温、潮湿等工业环境中测试均通过，连续工作不死机。备注： ......; sky0505 嵌入式系统

做个线下实验室，如何？: 只是突发奇想哈，期待坛友给加油或者泼冷水:pleased: 某个地区，三五个热爱电子的小伙伴儿，走到一起，整个线下实验室，可以肆意地评测好玩的东西，可以肆意地撰写好玩的文章，可以肆意地进 ......; soso 聊聊、笑笑、闹闹

问一个计数器程序相关的问题: 这是我调试的代码： org 0000h ljmp star org 0003h reti org 000bh reti org 0013h reti org 001bh reti org 0023h reti a_bit equ 20h ;个位数存放处 b_bit equ ......; chich 单片机

研究生自学FPGA的困惑，各位有没有和自己一样苦恼的？: 我是研一的，项目组做的东西，不是我很喜欢的，我喜欢硬件类的，电路板啦，单片机，FPGA 这些东西。可是，他们在搞光纤传感和VC，我不想放弃自己的兴趣，现在在学习FPGA，也希望找工作的时候， ......; cuianbin FPGA/CPLD

【低功耗】赛灵思28nm助力更低功耗撑起更多应用: 75298...; ddllxxrr FPGA/CPLD

英特尔为iPhone供应芯片重返手机市场

　　据台湾《经济日报》报道，苹果iPhone 3G下一代产品将采用英特尔Atom处理器，预计于2009、2010年上市。　　3G版iPhone将于7月11日在22个国家和地区同步上市，由于其极具竞争力的价格，甚至在某些国家是零元手机，因此受到了消费者的广泛关注，同时也使诺基亚、三星等手机大厂倍感压力。　　据悉，3G iPhone目前采用的是三星处理器核心，但因英特尔Atom处理器具有省电...[详细]
国标出台难解困国内RFID产业遭资本冷遇

　　“我们的专家组正在加紧工作，如果一切顺利，超高频RFID国家标准有望年内出台。”中国自动识别技术协会秘书长谢颖告诉上海证券报记者。　　谢颖表示，其实该协会一直有属于协会会员的标准，现在的工作是要将该标准通过更严格的审核上升为国家标准。　　标准缺失一直是我国RFID行业人的一块心病。RFID的应用具有跨行业、跨部门甚至全球性等特点，所以，RFID标准显得特别重要。目前国际上主...[详细]
英特尔R1000：RFID超高频的风暴眼？

　　【RFID射频快报2007年4月13日讯】在今年三月份，算得上重磅新闻的就是英特尔研发出超高频频段高度集成的芯片产品R1000。随着R1000产品的高调登场，环绕其身旁的低成本、多功能和省能耗等光环也引发了国内外业界研究专家和行业企业的强烈关注和热议。RFID射频快报记者分别致电业内相关人士，就英特尔R1000是否会引发超高频市场剧变一事进行了调查和采访。　　技术成本多优势创造未来新...[详细]
医疗影像存储与传输左右信息化进程

　　医疗信息化需要对数据资产的管理有一个通盘的考虑。　　在在去年本刊举办的“富营”活动中，曾有多数医疗行业CIO表示，目前国内80%的医院已经实施管理信息系统（MIS），系统建设状况相对成熟；而HCIS（临床管理信息化系统）则相对不足。人们普遍关注的电子病历系统、医疗影像存储与传输系统（PACS）系统以及临床决策支持系统，其中绝大部分尚处于部分应用或试用探索阶段，近半数医院仍是空白。　　...[详细]
欧司朗推出发光二极管数据文件的互联网平台

2008年7月9日，欧司朗光电半导体率先推出发光二极管光线数据文件的互联网访问平台，是全球第一家提供该类互联网资源的 LED 制造商。这些光线文件不仅描述 LED 光线的发射模式，而且还包含发射点坐标、发射方向、光线强度和波长等信息。欧司朗的互联网信息资源涵盖包括红外发光二极管 (IRED) 在内的几乎所有 LED 产品组合。透过这平台，客户们不论白天或黑夜，随时都可以获取最新的数据，这无疑为他...[详细]
风河与Intel合作推出MID Linux平台快速发展

　　7月11日，设备软件优化（DSO）厂商风河系统公司（Wind River）日前宣布与Intel合作共同推动MID（Mobile Internet Device, 移动互联网设备）市场的快速发展。借助于Intel公司的支持，风河将推出面向MID市场的开放式、可扩展的Moblin Linux平台。此外，风河还将推出针对Intel Centrino Atom处理器进行优化的商用级Mobli...[详细]
基于SiC集成技术的生物电信号采集方案

　　人体信息监控是一个新兴的领域，人们设想开发无线脑电图(EEG)监控设备来诊断癫痫病人，可穿戴的无线EEG能够极大地改善病人的活动空间，并最终通过因特网实现家庭监护。这样的无线EEG系统已经有了，但如何将他们的体积缩小到病人可接受的程度还是一个不小的挑战。本文介绍采用IMEC的SiC技术，它的开发重点是进一步缩小集成后的EEG系统体积以及将低功耗处理技术、无线通信技术和能量提取技术整合起来，在...[详细]
单线串行总线可传递相互隔离的电源和数据

　　医疗和工业应用经常为了病人和设备操作员的人身安全要求隔离电压达到2500Vac或更高。该隔离屏障不仅要把电源传输到传感器件上，而且还要传送往来于该器件上的数据。　　每一个穿越隔离屏障的数据信号都要求隔离。因此，在这些应用中，设计者可以通过选用串行总线而不是并行总线来节约成本。串行总线包括SPI、I 2 C和Dallas单线串行总线。　　Dallas单线总线只需要一根数据线(外加地线)...[详细]
使高分辨率A/D转换器获得更高性能

　　如何才能使A/D转换器实现最高性能呢？明显的答案就是采用良好的设计和板面布局，除此之外，我们还可采用其他技术获得性能提升。我们实际上可采用一些简单的技术来推动A/D转换器性能，使之优于规范的要求。为了实现这一点，我们应了解A/D转换器误差的来源和类型。　　本文的目的是解释A/D转换器最常见的误差源，并介绍进行上述误差补偿的方法。某些误差补偿的方法理解和实施起来都比较容易，而有些方法则不那么...[详细]
为磁共振成像设计耦合的微带谐振器

　　用于医学和科学应用的磁共振成像(MRI)系统需要一个能够建立一个均匀强磁场的高性能、高功率电感。横向电磁(TEM)谐振器1作为需要磁场强度4.7和9.4T的MRI应用中标准交鸟笼型线圈2的高级替代最近颇受关注。比如，在操作频率为200和400MHz时，横向电磁(TEM)谐振器能够达到比同等鸟笼型线圈引起的改进MRI图像质量更好的磁场同向性和更高的品质因素(Q)。为了支持面向基于耦合微带线的MR...[详细]
三星拟投资逾10亿美元改造内存芯片生产线

　　三星电子（Samsung Electronics）本周一宣布，该公司计划今年投资1.05万亿韩元（合10.5亿美元）对内存芯片生产线进行技术改造。　　三星电子在向证监会递交的文件中表示，这笔投资将用于改造生产线，改进生产工艺，以提高该公司在内存芯片产量和价格方面的竞争力。 ...[详细]
Ocean Blue支持Freeview+ PVR高清

Ocean Blue 软件公司宣布全面支持英国数字电视组织 (Digital Terrestrial Group, DTG) 硬盘式机顶盒软件标准，并重新命名该标准为 Freeview+ 。 Freeview+ 是首个用于个人 / 数字视频录像机 (PVR/DVR) 的软件标准，由 DTG 标准组织制定， Ocean Blue 是这个组织的活跃成员。 ...[详细]
基于MSP430F413的新型智能水表的设计(图)

　　针对传统水表落后产生的一系列问题，国家建设部提出了城镇居民住宅“三表出户”的要求。所以目前国内的很多水表生产厂家都在进行产品新型化的探索，大部分采用单片机技术，智能水表系统的实用性研究己成为当前仪表行业的热点之一。本文介绍的就是一种基于MSP430F413单片机的智能水表的设计。　　本论文以智能IC卡水表系统为研究对象，重点探讨了基于MSP430F413型超低功耗单片机在低功耗智能仪表上...[详细]
多节锂离子电池的充放电保护(图)

　　锂离子电池是一种应用广泛的可充电电池，它具有单体工作电压高、体积小、重量轻、能量密度高、循环使用寿命长，可在较短时间内快速充足电以及允许放电温度范围宽等优点。此外，锂离子电池还有自放电电流小、无记忆效应和无环境污染等优点。其全球供货量正在持续增加。根据市场调研公司的报告，07全年锂离子可充电电池的全球供货量比上年增加了17%。而随着锂离子电池的使用面的扩大，对锂离子电池的充放电保护就显得愈发...[详细]
GPS芯片供应商排名公布博通位居榜首

　　据ABI研究公司发布的最新供应商矩阵排名中，博通(Broadcom)公司位居榜首，Atheros通信公司以及NXP半导体公司分别成为ABI评估的全球GPS集成电路供应商排行中的榜眼与探花。　　供应商矩阵是ABI公司开发出的分析工具，分析者们可以清晰地从中了解到供应商在特定市场上的排名。ABI公司采取了几个指标进行评估供应商，其中两个最重要的参数指标为创新、执行。　　首席公司分析师Do...[详细]

器件捷径: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多