IC,LOGIC GATE,QUAD 2-INPUT NAND,HCT-CMOS,DIP,14PIN,PLASTIC
| 参数名称 | 属性值 |
| 是否Rohs认证 | 不符合 |
| 包装说明 | DIP, DIP14,.3 |
| Reach Compliance Code | _compli |
| JESD-30 代码 | R-PDIP-T14 |
| 负载电容（CL） | 50 pF |
| 逻辑集成电路类型 | NAND GATE |
| 最大I（ol） | 0.004 A |
| 端子数量 | 14 |
| 最高工作温度 | 125 °C |
| 最低工作温度 | -55 °C |
| 封装主体材料 | PLASTIC/EPOXY |
| 封装代码 | DIP |
| 封装等效代码 | DIP14,.3 |
| 封装形状 | RECTANGULAR |
| 封装形式 | IN-LINE |
| 电源 | 5 V |
| Prop。Delay @ Nom-Su | 30 ns |
| 认证状态 | Not Qualified |
| 施密特触发器 | NO |
| 标称供电电压 (Vsup) | 5 V |
| 表面贴装 | NO |
| 技术 | CMOS |
| 温度等级 | MILITARY |
| 端子形式 | THROUGH-HOLE |
| 端子节距 | 2.54 mm |
| 端子位置 | DUAL |
| Base Number Matches | 1 |
| 5962-01-262-3543 | CD74HC00M | CD74HC00E | CD74HCT00E | CD74HCT00M | 5962-01-239-3970 | |
|---|---|---|---|---|---|---|
| 描述 | IC,LOGIC GATE,QUAD 2-INPUT NAND,HCT-CMOS,DIP,14PIN,PLASTIC | NAND GATE | NAND GATE | NAND GATE | NAND GATE | IC,LOGIC GATE,QUAD 2-INPUT NAND,HCT-CMOS,DIP,14PIN,CERAMIC |
| 是否Rohs认证 | 不符合 | 不符合 | 不符合 | 不符合 | 不符合 | 不符合 |
| 包装说明 | DIP, DIP14,.3 | SOP, SOP14,.25 | DIP, DIP14,.3 | DIP, DIP14,.3 | SOP, SOP14,.25 | DIP, DIP14,.3 |
| Reach Compliance Code | _compli | not_compliant | not_compliant | not_compliant | not_compliant | _compli |
| JESD-30 代码 | R-PDIP-T14 | R-PDSO-G14 | R-PDIP-T14 | R-PDIP-T14 | R-PDSO-G14 | R-XDIP-T14 |
| 负载电容（CL） | 50 pF | 50 pF | 50 pF | 50 pF | 50 pF | 50 pF |
| 逻辑集成电路类型 | NAND GATE | NAND GATE | NAND GATE | NAND GATE | NAND GATE | NAND GATE |
| 最大I（ol） | 0.004 A | 0.004 A | 0.004 A | 0.004 A | 0.004 A | 0.004 A |
| 端子数量 | 14 | 14 | 14 | 14 | 14 | 14 |
| 最高工作温度 | 125 °C | 125 °C | 125 °C | 125 °C | 125 °C | 125 °C |
| 最低工作温度 | -55 °C | -55 °C | -55 °C | -55 °C | -55 °C | -55 °C |
| 封装主体材料 | PLASTIC/EPOXY | PLASTIC/EPOXY | PLASTIC/EPOXY | PLASTIC/EPOXY | PLASTIC/EPOXY | CERAMIC |
| 封装代码 | DIP | SOP | DIP | DIP | SOP | DIP |
| 封装等效代码 | DIP14,.3 | SOP14,.25 | DIP14,.3 | DIP14,.3 | SOP14,.25 | DIP14,.3 |
| 封装形状 | RECTANGULAR | RECTANGULAR | RECTANGULAR | RECTANGULAR | RECTANGULAR | RECTANGULAR |
| 封装形式 | IN-LINE | SMALL OUTLINE | IN-LINE | IN-LINE | SMALL OUTLINE | IN-LINE |
| 电源 | 5 V | 2/6 V | 2/6 V | 5 V | 5 V | 5 V |
| 认证状态 | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified |
| 施密特触发器 | NO | NO | NO | NO | NO | NO |
| 表面贴装 | NO | YES | NO | NO | YES | NO |
| 技术 | CMOS | CMOS | CMOS | CMOS | CMOS | CMOS |
| 温度等级 | MILITARY | MILITARY | MILITARY | MILITARY | MILITARY | MILITARY |
| 端子形式 | THROUGH-HOLE | GULL WING | THROUGH-HOLE | THROUGH-HOLE | GULL WING | THROUGH-HOLE |
| 端子节距 | 2.54 mm | 1.27 mm | 2.54 mm | 2.54 mm | 1.27 mm | 2.54 mm |
| 端子位置 | DUAL | DUAL | DUAL | DUAL | DUAL | DUAL |
| 标称供电电压 (Vsup) | 5 V | - | - | 5 V | 5 V | 5 V |
| 厂商名称 | - | Renesas(瑞萨电子) | Renesas(瑞萨电子) | Renesas(瑞萨电子) | Renesas(瑞萨电子) | Renesas(瑞萨电子) |
| JESD-609代码 | - | e0 | e0 | e0 | e0 | - |
| Prop。Delay @ Nom-Sup | - | 27 ns | 27 ns | 30 ns | 30 ns | - |
| 端子面层 | - | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | - |
嵌入式系统
聊聊、笑笑、闹闹
TI技术论坛
意法半导体-低功耗射频
PCB设计
FPGA/CPLD
电子工程世界版权所有
京B2-20211791
京ICP备10001474号-1
电信业务审批[2006]字第258号函
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
