expensive discrete clock oscillators in MPEG audio
applications. Using ICS/MicroClock’s patented
analog/digital Phase-Locked Loop (PLL)
techniques, the device uses an inexpensive
14.4 MHz crystal input to produce all of the
popular audio sampling frequencies.
ICS manufactures the largest variety of Set-Top
Box and multimedia clock synthesizers for all
applications. Consult ICS to eliminate VCXOs,
crystals and oscillators from your board.
Features
• Packaged in 16 pin narrow SOIC
• Replaces multiple oscillators
• 3.3V or 5V operation
• Uses an inexpensive 14.4 MHz crystal
• Supports 32 kHz, 44.1 kHz, 48 kHz, and 96 kHz
audio sampling rates
• Has 256x, 384x, and 512x sampling rates -
compatible with every popular audio DAC
• Zero ppm synthesis error
• 25 mA output drive capability at TTL levels
• Advanced, low power, sub-micron CMOS process
Block Diagram
VDD
3
3
GND
3
S2:S0
X1
14.40 MHz
crystal
X2
Crystal
Oscillator
PLL/Clock
Synthesis
Circuitry
÷2
Output
Buffer
Output
Buffer
CLK2
CLK1
MDS 2731-04 CA
1
Revision 122799
Printed 11/16/00
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408)295-9800tel • www.icst.com
PRELIMINARY INFORMATION
MK2731-04C
MPEG Audio Clock
Pin Assignment
Output Clocks Select Table (MHz)
16
15
14
13
12
11
10
9
DC
DC
S0
S1
DC
CLK2
VDD
CLK1
S2
Pin 8
0
0
0
0
1
1
1
1
S1
Pin 13
0
0
1
1
0
0
1
1
S0
Pin 14
0
1
0
1
0
1
0
1
CLK1
Pin 9
16.9344
11.2896
8.192
18.432
11.2896
12.288
Test
Test
CLK2
Pin 11
33.8688
22.5792
16.384
36.864
22.5792
24.576
Test
Test
MK2731-04
X2
X1
VDD
VDD
GND
GND
GND
S2
1
2
3
4
5
6
7
8
Key:
16 pin narrow (150 mil) SOIC
Pin Descriptions
Number
1
2
3, 4, 10
5, 6, 7
8
9
11
12, 15, 16
13
14
Name
X2
X1
VDD
GND
S2
CLK1
CLK2
DC
S1
S0
Type
XO
XI
P
P
I
O
O
-
I
I
0 = connect directly to GND
1 = connect directly to VDD
Description
Crystal connection. Connect to a parallel mode 14.4 MHz crystal.
Crystal connection. Connect to a parallel mode 14.4 MHz crystal.
Connect to +3.3V or +5V. Must be same at all VDDs.
Connect to ground.
Frequency select pin 2. Determines clock outputs per table above.
Clock output 1 set by status of S0-S2. See table above. This output is CLK2/2
Clock output 2 set by status of S0-S2. See table above.
Don't Connect. Do not connect anything to these pins.
Frequency select pin 1. Determines clock outputs per table above.
Frequency select pin 0. Determines clock outputs per table above.
Key: I = Input with internal pull-up resistor; O = output; P = power supply connection; XI, XO = crystal
connections
External Components
The MK2731-04 requires a minimum number of external components for proper operation. Decoupling
capacitors of 0.01µF should be connected between VDD and GND on pins 3 and 5, and VDD and GND
on pins 10 and 6, as close to the MK2731-04 as possible. Other VDDs can be connected to pin 10. A series
termination resistor of 33
Ω
may be used for each clock output. Any unused clock outputs should be left
unconnected (DC, floating). The input crystal must be connected as close to the chip as possible. The input
crystal should be fundamental mode, parallel resonant. For accurate outputs, the crystal should be tuned
with two identical capacitors to ground, as shown on the block diagram. The value of these two crystal caps
should be equal to (C
L
-6)*2, where C
L
is the crystal load (or correlation) capacitance.
MDS 2731-04 CA
2
Revision 122799
Printed 11/16/00
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408)295-9800tel • www.icst.com
PRELIMINARY INFORMATION
MK2731-04C
MPEG Audio Clock
Typical
Maximum
7
VDD+0.5
70
260
150
5.0
VDD/2
VDD/2
5.50
(VDD/2)-1
0.8
Units
V
V
°C
°C
°C
V
V
V
V
V
V
V
V
mA
mA
pF
ppm
MHz
ns
ns
%
ps
ps
Electrical Specifications
Parameter
Supply voltage, VDD
Inputs and Clock Outputs
Ambient Operating Temperature
Soldering Temperature
Storage temperature
Operating Voltage, VDD
Input High Voltage, VIH, X1 pin only
Input Low Voltage, VIL, X1 pin only
Input High Voltage, VIH
Input Low Voltage, VIL
Output High Voltage, VOH
Output Low Voltage, VOL
Output High Voltage, VOH, CMOS level
Operating Supply Current, IDD
Short Circuit Current
Input Capacitance
Frequency synthesis error
Input Crystal Frequency
Output Clock Rise Time
Output Clock Fall Time
Output Clock Duty Cycle
Maximum Absolute Jitter, short term
Conditions
Referenced to GND
Referenced to GND
Max of 10 seconds
-65
3.00
(VDD/2)+1
2
IOH=-12mA
IOL=12mA
IOH=-4mA
No Load
Each output
S0, S1, S2
Both clocks
2.4
0.4
VDD-0.4
10
±50
7
0
14.40
0.8 to 2.0V
2.0 to 0.8V
At VDD/2
11.288MHz, VDD=5V
11.288MHz, VDD=3.3V
1.5
1.5
60
±65
±85
Minimum
ABSOLUTE MAXIMUM RATINGS (note 1)
-0.5
0
DC CHARACTERISTICS (VDD = 3.3V unless noted)
AC CHARACTERISTICS (VDD = 3.3V unless noted)
40
Note:
1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged
exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.
MDS 2731-04 CA
3
Revision 122799
Printed 11/16/00
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408)295-9800tel • www.icst.com
PRELIMINARY INFORMATION
MK2731-04C
MPEG Audio Clock
Package Outline and Package Dimensions
(
For current dimensional specifications, see JEDEC Publication No. 95.)
16 pin narrow SOIC
E
H
D
A1
e
C
B
L
A
Symbol
A
A1
B
C
D
E
H
e
h
L
SOIC
Min
Max
1.35
1.75
0.10
0.25
0.33
0.51
0.19
0.25
9.80
10.00
3.80
4.00
5.80
6.20
1.27 BSC
0.25
0.50
0.40
1.27
All dimensions in mm.
Ordering Information
Part/Order Number
MK2731-04S
MK2731-04STR
Marking
MK2731-04S
MK2731-04S
Shipping packaging
tubes
tape and reel
Package
16 pin SOIC
16 pin SOIC
Temperature
0-70 °C
0-70 °C
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its
use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is
intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary
environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does
not authorize or warrant any ICS product for use in life support devices or critical medical instruments.
MDS 2731-04 CA
4
Revision 122799
Printed 11/16/00
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408)295-9800tel • www.icst.com
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
