PRELIMINARY
LOW SKEW, 1-TO-2, DIFFERENTIAL-TO-
3.3V, 5V LVPECL FANOUT BUFFER
ICS853016
G
ENERAL
D
ESCRIPTION
T h e I C S 8 5 3 016 i s a l ow s kew, high perfor-
mance 1-to-2 Differential-to-3.3V, 5V LVPECL/
HiPerClockS™
E C L Fa n o u t B u f fe r a n d a m e m b e r o f t h e
H i Pe r C l o ckS™ fa m i l y o f H i g h Pe r fo r m a n c e
Clock Solutions from IDT. The ICS853016 is
characterized to operate from either a 3.3V or a 5V power
supply. Guaranteed duty cycle skew character istic makes
the ICS853016 ideal for those clock distr ibution appli-
cations demanding well defined perfor mance and repeat-
ability.
F
EATURES
•
One differential 3.3V, 5V LVPECL / ECL output pair and
One single-ended 3.3V, 5V LVPECL / ECL output
•
One differential D, nD input pair
•
D, nD pair can accept the following
differential input levels: LVPECL, LVDS, CML, SSTL
•
Output frequency: >3GHz (typical)
•
Translates any single ended input signal to 3.3V to 5V
LVPECL levels with resistor bias on nD input
•
Duty cycle skew: 10ps (typical)
•
Propagation delay: 400ps (typical)
•
LVPECL mode operating voltage supply range:
V
CC
= 3.0V to 5.5V, V
EE
= 0V
•
ECL mode operating voltage supply range:
V
CC
= 0V, V
EE
= -5.5V to -3.0V
•
-40°C to 85°C ambient operating temperature
•
Available in both standard (RoHS 5) and lead-free (RoHS 6)
packages
IC
S
B
LOCK
D
IAGRAM
nQ
V
CC
P
IN
A
SSIGNMENT
nQ
D
V
BB
/nD
nEN
1
2
3
4
8
7
6
5
Vcc
Q
HG
nQ
HG
V
EE
ICS853016
D
Q
HG
8-Lead SOIC
3.90mm x 4.90mm x 1.37mm package body
M Package
Top View
V
BB
/nD
OE
V
BB
LEN
Q
nQ
HG
ICS853016
8-Lead TSSOP, 118mil
3mm x 3mm x 0.95mm package body
G Package
Top View
LATCH
nEN
D
V
EE
The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization
and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.
IDT
™
/ ICS
™
3.3V, 5V LVPECL FANOUT BUFFER
1
ICS853016AM REV. B DECEMBER 6, 2007
ICS853016
LOW SKEW, 1-TO2, DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL FANOUT BUFFER
PRELIMINARY
T
ABLE
1. P
IN
D
ESCRIPTIONS
Number
1
2
3
4
5
6, 7
8
Name
nQ
D
V
BB
/nD
nEN
V
EE
nQ
HG
, Q
HG
V
CC
Input
Input
Input
Power
Output
Power
Type
Output
Description
Single-ended clock output. LVPECL interface levels.
Pulldown Non-inver ting differential clock input. LVPECL interface levels.
Reference voltage output/Inver ting differential clock input.
LVPECL interface levels.
Pulldown Enable input. Default LOW when left open. LVCMOS/LVTTL interface levels.
Negative supply pin.
Differential clock outputs. LVPECL interface levels.
Positive supply pin.
NOTE:
Pulldown
refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
T
ABLE
2. P
IN
C
HARACTERISTICS
Symbol
R
PULLDOWN
Parameter
Input Pulldown Resistor
Test Conditions
Minimum
Typical
75
Maximum
Units
kΩ
IDT
™
/ ICS
™
3.3V, 5V LVPECL FANOUT BUFFER
2
ICS853016AM REV. B DECEMBER 6, 2007
ICS853016
LOW SKEW, 1-TO2, DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL FANOUT BUFFER
PRELIMINARY
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
CC
Negative Supply Voltage, V
EE
Inputs, V
I
(LVPECL mode)
Inputs, V
I
(ECL mode)
Outputs, I
O
Continuous Current
Surge Current
V
BB
Sink/Source, I
BB
Storage Temperature, T
STG
6V (LVPECL mode, V
EE
= 0)
-6V (ECL mode, V
CC
= 0)
-0.5V to V
CC
+ 0.5 V
0.5V to V
EE
- 0.5V
50mA
100mA
± 0.5mA
-65°C to 150°C
NOTE:
Stresses beyond those listed under Absolute Maximum
Ratings may cause permanent damage to the device. These
ratings are stress specifications only. Functional operation of
product at these conditions or any conditions beyond those listed
in the
DC Characteristics
or
AC Characteristics
is not implied.
Exposure to absolute maximum rating conditions for extended
periods may affect product reliability.
Operating Temperature Range, T
A
-40°C to +85°C
Package Thermal Impedance,
θ
JA
112.7°C/W (0 lfpm)
(Junction-to-Ambient) for 8 Lead SOIC
Package Thermal Impedance,
θ
JA
101.7°C/W (0 m/s)
(Junction-to-Ambient) for 8 Lead TSSOP
T
ABLE
3A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
CC
= 3.0V
TO
5.5V; V
EE
= 0V
Symbol
V
CC
I
EE
Parameter
Positive Supply Voltage
Power Supply Current
Test Conditions
Minimum
3.0
Typical
3.3
30
Maximum
5. 5
Units
V
mA
T
ABLE
3B. LVPECL DC C
HARACTERISTICS
,
V
CC
= 3.3V; V
EE
= 0V
Symbol
V
OH
V
OL
V
IH
V
IL
V
BB
V
PP
V
CMR
I
IH
Parameter
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Input High Voltage
(Single-Ended)
Input Low Voltage
(Single-Ended)
Output Voltage Reference; NOTE 2
Peak-to-Peak Input Voltage
Input High Voltage
Common Mode Range; NOTE 3, 4
Input High Current D
Min
2.175
1.405
2.075
1.43
1.86
150
1.2
800
-40°C
Typ
2.275
1.545
Max
2.38
1.68
2.36
1.765
1.98
1200
3.3
Min
2.225
1.425
2.075
1.43
1.86
150
1.2
25°C
Typ
2.295
1.52
Max
2.37
1.615
2.36
1.765
1.98
Mi n
2.295
1.44
2.075
1.43
1.86
150
1.2
85°C
Typ
2.33
1.535
Max
2.365
1.63
2.36
1.765
1.98
Units
V
V
V
V
V
800
1200
3.3
800
1200
3.3
m
V
V
µA
µA
20
0
20
0
-10
20
0
-10
-10
I
IL
Input Low Current D
Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.925V to -0.5V.
NOTE 1: Outputs terminated with 50
Ω
to V
CC
- 2V.
NOTE 2: Single-ended input operation is limited. V
CC
≥
3V in LVPECL mode.
NOTE 3: Common mode voltage is defined as V
IH
.
NOTE 4: For single-ended applications, the maximum input voltage for D is V
CC
+ 0.3V.
IDT
™
/ ICS
™
3.3V, 5V LVPECL FANOUT BUFFER
3
ICS853016AM REV. B DECEMBER 6, 2007
ICS853016
LOW SKEW, 1-TO2, DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL FANOUT BUFFER
PRELIMINARY
T
ABLE
3C. LVPECL DC C
HARACTERISTICS
,
V
CC
= 5.0V; V
EE
= 0V
Symbol
V
OH
V
OL
V
IH
V
IL
V
BB
V
PP
V
CMR
I
IH
Parameter
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Input High Voltage
(Single-Ended)
Input Low Voltage
(Single-Ended)
Output Voltage Reference; NOTE 2
Peak-to-Peak Input Voltage
Input High Voltage
Common Mode Range; NOTE 3, 4
Input High Current D
Min
3.875
3.105
3.775
3.13
3.56
150
1.2
800
-40°C
Typ
3.975
3.245
Max
4.08
3.38
4.06
3.465
3.68
1200
5
Min
3.925
3.125
3.775
3.13
3.56
150
1.2
25°C
Typ
3.995
3.22
Max
4.07
3.315
4.06
3.465
3.68
Mi n
3.995
3.14
3.775
3.13
3.56
150
1.2
85°C
Typ
4.03
3.235
Max
4.065
3.33
4.06
3.465
3.68
Units
V
V
V
V
V
800
1200
5
800
1200
5
m
V
V
µA
µA
200
200
-
20
0
200
-
20
0
-
20
0
I
IL
Input Low Current
D
Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.925V to -0.5V.
NOTE 1: Outputs terminated with 50
Ω
to V
CC
- 2V.
NOTE 2: Single-ended input operation is limited. V
CC
≥
3V in LVPECL mode.
NOTE 3: Common mode voltage is defined as V
IH
.
NOTE 4: For single-ended applications, the maximum input voltage for D is V
CC
+ 0.3V.
T
ABLE
3D. ECL DC C
HARACTERISTICS
,
V
CC
= 0V; V
EE
= -5.5V
TO
-3.0V
Symbol
V
OH
V
OL
V
IH
V
IL
V
BB
V
PP
V
CMR
I
IH
Parameter
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Input High Voltage
(Single-Ended)
Input Low Voltage
(Single-Ended)
Output Voltage Reference; NOTE 2
Peak-to-Peak Input Voltage
Input High Voltage
Common Mode Range; NOTE 3, 4
Input High Current D
-40°C
Min
-1.125
-1.895
-1.225
-1.87
-1.44
150
V
EE
+1.2V
800
25°C
Ma x
-0.92
-1.62
-0.94
-1.535
-1.32
1200
0
200
85°C
Max
-0.93
-1.685
-0.94
-1.535
-1.32
Typ
-1.025
-1.755
Min
-1.075
-1.875
-1.225
-1.87
-1.44
150
V
EE
+1.2V
Typ
-1.005
-1.78
Min
-1.005
-1.86
-1.225
-1.87
-1.44
150
V
EE
+1.2V
Typ
-0.97
-1.765
Max
-0.935
-1.67
-0.94
-1.535
-1.32
Units
V
V
V
V
V
800
1200
0
200
800
1200
0
200
m
V
V
µA
µA
-200
-200
I
IL
Input Low Current D
Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.925V to -0.5V.
NOTE 1: Outputs terminated with 50
Ω
to V
CC
- 2V.
NOTE 2: Single-ended input operation is limited. V
CC
≥
3V in LVPECL mode.
NOTE 3: Common mode voltage is defined as V
IH
.
NOTE 4: For single-ended applications, the maximum input voltage for D is V
CC
+ 0.3V.
-200
IDT
™
/ ICS
™
3.3V, 5V LVPECL FANOUT BUFFER
4
ICS853016AM REV. B DECEMBER 6, 2007
ICS853016
LOW SKEW, 1-TO2, DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL FANOUT BUFFER
PRELIMINARY
T
ABLE
4. AC C
HARACTERISTICS
,
V
CC
= 0V; V
EE
= -5.5V
TO
-3.0V
Symbol
f
MAX
t
PLH
t
PHL
t
sk(odc)
t
R
/t
F
Parameter
Output Frequency
(Differential) nQ
Propagation
Delay;
NOTE 1
(Differential) Q
HG
, nQ
HG
(Single-Ended) nQ
(Single-Ended) Q
HG
, nQ
HG
Duty Cycle Skew; NOTE 2, 3
Output Rise/ nQ
Fall Time
20% to 80% Q
HG
, nQ
HG
Min
OR
V
CC
= 3.0V
TO
5.5V; V
EE
= 0V
25°C
Max
Min
Typ
>3
350
40 0
40 0
45 0
10
300
150
Max
Mi n
85°C
Typ
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Max
Units
GHz
ps
ps
ps
ps
ps
ps
ps
-40°C
Typ
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
All parameters are measured at f
≤
1.7GHz, unless otherwise noted.
NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured for only differential operation from the cross point of the inputs to the cross point of the outputs.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
IDT
™
/ ICS
™
3.3V, 5V LVPECL FANOUT BUFFER
5
ICS853016AM REV. B DECEMBER 6, 2007
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
